Sustainable Green Multicore Codesigned with Compiler

Prof. Hironori Kasahara, IEEE Life-Fellow, IPSJ Fellow Senior Executive Vice President (2018-2022), Waseda Univ.

IEEE Computer Society President 2018 ACM/IEEE ISCA'25 General Co-Chair

URL: http://www.kasahara.cs.waseda.ac.jp/



1980 BS, 82 MS, 85 Ph.D., Dept. EE, Waseda Univ.
1985 Visiting Scholar: U. of California, Berkeley,
1986 Assistant Prof., 1988 Associate Prof., 1989-90
Research Scholar: U. of Illinois, Urbana-Champaign,
Center for Supercomputing R&D, 1997 Prof.,
2004 Director, Advanced Multicore Research Institute,
2017member: the Engineering Academy of Japan
(2020- Board Mem) and the Science Council of Japan
2018 IEEE Computer Society President
Senior Exectutive Vice President, Waseda U. (2018-22)

1997 IPSJ Sakai Special Research Award,
2005 STARC Academia-Industry Research Award,
2008 LSI of the Year Second Prize,
2008 Intel Asia Academic Forum Best Research Award,
2010 IEEE CS Golden Core Member Award
2014 Minister of Edu., Sci. & Tech. Research Prize
2015 IPSJ Fellow, 2017 IEEE Fellow, Eta Kappa Nu
2019 Spirit of IEEE Computer Society Award,

2020 IPSJ Contribution Award, , 2023 IEEE Life Fellow

AWARD: 1987 IFAC World Congress Young Author Prize

Reviewed Papers: 243, Invited Talks: 246, Granted Patents: 72 (Japan, US, GB, DE, China), Articles in News Papers, Web News, TV etc.: 713

Committees in Societies and Government 300
IEEE Computer Society: President 2018, Executive
Committee(2017-2019), BoG(2009-14), Strategic
Planning Committee Chair 2018, Multicore STC Chair
(2012-), Japan Chair(2005-07),

IPSJ Chair: HG for Magazine. & J. Edit, Sig. on ARC.

[METI/NEDO] Project Leaders: Multicore for

Consumer Electronics, Advanced Parallelizing Compiler,

Chair: Computer Strategy Committee [Cabinet Office]

CSTP Supercomputer Strategic ICT PT, Japan Prize

Selection Committees, etc.

[MEXT] Info. Sci. & Tech. Committee, Supercomputers
Development Member (Top 1:NWT, Earth Simulator, K)

JST SPRING Ph.D Promotion Chair, Boost AI Ph.D.
Boosting Chair, SBIR Phase 1 Chair, Moonshot Project
G3 Pohot & AI Advisor & Int'l Symp Vice Chair

G3 Robot & Al Advisor & Int'l Symp Vice Chair,

[COCN] Council of Competitiveness Nippon Ex-Board

Research on OSCAR Parallelizing Compiler & Co-designed Hardware Since 1984

72 international patents in USA, UK, China, Japan to improve effective performance, cost-performance, software productivity and power efficiency

High Performance & Low Power

1) Multigrain Parallelization for Embedded to HPC Homogeneous and Heterogeneous

<u>Multicores</u>

Coarse-grain task parallelism among loops, subroutines & basic blocks in addition to the loop parallelism

2) Data Localization:

Optimization of Cache & Local Memory Usage

- > Automatic data decomposition and data reuse control for Distributed shared memory, Cache and Local memory
- > Data Transfer Control
 - > Overlapping Data Transfer using Data Transfer Unit, or DMAC

3) Automatic Power Reduction

- > OSCAR Compiler can reduce power consumption by using DVFS and Clock- & Power-gating with hardware supports.
- 4) Codesigned Accelerator: See right figure



ACM/IEEE ISCA'25, Special Panel, June 22, 2025, Tokyo, Japan

Demo of NEDO Green Multicore Processor for Real Time Consumer **Electronics at Council of Science and Engineering Policy** on April 10, 2008

http://www8.cao.go.jp/cstp/gaiyo/honkaigi/74index.html











Codesign of Compiler and **Multiprocessor Architecture** since 1985


4 core multicore RP1 (2007), 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas



Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler




Speedups & Power Reduction on RP-X Heterogeneous Multicore with 8 CPUs and 4 DRPs



Prime Minister FUKUDA is touching our multicore chip during execution.

Power Reduction Scheduling



Doall6, Loop 10.11.12.13, Doall 17, Loop 18.19.120, 21 are on CP

An Image of Static Schedule for Heterogeneous Multicore with Data Transfer Overlapping and Power Control

