



Green Multicore Computing

Hironori Kasahara, Ph.D., IEEE Fellow, IPSJ Fellow
Senior Executive Vice President, Waseda University
IEEE Computer Society President 2018

URL: <http://www.kasahara.cs.waseda.ac.jp/>

1980 BS, 82 MS, 85 Ph.D. , Dept. EE, Waseda Univ.
1985 Visiting Scholar: U. of California, Berkeley,
1986 Assistant Prof., 1988 Associate Prof., 1989-90
Research Scholar:U. of Illinois, Urbana-Champaign,
Center for Supercomputing R&D, 1997 Prof., 2004
Director, Advanced Multicore Research Institute,
2017 member: the Engineering Academy of Japan
and the Science Council of Japan
2018 Nov. Senior Vice President, Waseda Univ.

1987 IFAC World Congress Young Author Prize
1997 IPSJ Sakai Special Research Award
2005 STARC Academia-Industry Research Award
2008 LSI of the Year Second Prize
2008 Intel AsiaAcademic Forum Best Research Award
2010 IEEE CS Golden Core Member Award
2014 Minister of Edu., Sci. & Tech. Research Prize
2015 IPSJ Fellow, 2017 IEEE Fellow, Eta Kappa Nu


Reviewed Papers: 218, Invited Talks: 186, Granted
Patents: 52 (Japan, US, GB, China), Articles in
News Papers, Web News, Medias incl. TV etc.: 615

Committees in Societies and Government 260
IEEE Computer Society: President 2018, Executive
Committee(2017-2019), BoG(2009-14), Strategic
Planning Committee Chair 2018, Multicore STC
Chair (2012-), Japan Chair(2005-07),
IPSJ Chair: HG for Magazine. & J. Edit, Sig. on ARC.
【METI/NEDO】 Project Leaders: Multicore for
Consumer Electronics, Advanced Parallelizing
Compiler, Chair: Computer Strategy Committee
【Cabinet Office】 CSTP Supercomputer Strategic
ICT PT, Japan Prize Selection Committees, etc.
【MEXT】 Info. Sci. & Tech. Committee,
Supercomputers (Earth Simulator, HPCI Promo.,
Next Gen. Supercomputer K) Committees, etc.


1987 OSCAR(Optimally Scheduled Advanced Multiprocessor)

Co-design of Compiler and Architecture

Looking at various applications, design a parallelizing compiler and design a multiprocessor/multicore-processor to support compiler optimization



OSCAR(Optimally Scheduled Advanced Multiprocessor)




NWT



NAL computer center, Chofu, Tokyo, Feb. 1, 1993

VPP500/NWT



PE Unit

LIMITED

Earth Simulator

(<http://www.es.jamstec.go.jp/>)

- Earth Environmental simulation like Global Warming, El Nino, Plate Movement for the all lives onr this planet.
- Developed in Mar. 2002 by STA (MEXT) and NEC with 400 M\$ investment under Dr. Miyoshi's direction.


(Dr.Miyoshi: Passed away in Nov.2001. NWT, VPP500, SX6)



Mr. Hajime Miyoshi

Image of Earth Simulator

4 Tennis Courts



40 TFLOPS Peak (40×10^{12})

35.6 TFLOPS Linpack





WASEDA University

Tokyo - Attractive Location

Shinjuku-ku, Tokyo, Japan

TOKYO: 7 CAMPUSES SAITAMA: 2 CAMPUSES

- #1 MICHELIN-STARRED RESTAURANTS (TRIPADVISOR)
- #3 BEST STUDENT CITIES RANKING (100 BEST STUDENT CITIES 2014)
- #1 GLOBAL CITY RANKING (IAT KEARNEY 2014)
- #1 HOSPITABLE CITY (TRIPADVISOR 2014)
- #1 PUBLIC TRANSPORTATION, HELPFUL LOCALS, SAFETY, CLEANLINESS (TRIPADVISOR 2014)

Tokyo, Japan



confidential

早稲田大学



1882 »
Okuma Shigenobu founded Tokyo Seimon Gakko (College)
 The founding and opening ceremony of Tokyo Seimon Gakko (College) was held on October 21. At the ceremony, the Principal, Hideoh Chano, issued a toast on the founding of the school. Anson Odo delivered an address, and a declaration was made on the spot of "Independence of Learning." The departments of political science, law, physical science, and English were established, and 80 students were admitted as the first batch of students.



The "Group of Four" who contributed to the development of Waseda University
 The "Group of Four" refers to the four individuals who participated in the founding and management of Waseda University, and contributed to its development. These individuals served as the first Principal and first President of the institution, and passed their efforts into raising the institution to the rank of university as well as establishing the school of sciences and engineering. Tanaka Junzou was the Director of the School of Commerce when it was first opened, and soon became the second Principal of the University. Shigeo Ishikawa took the foundation for the present-day Department of Literature. Kenichi Ishiguro worked hard to realize the academic independence of the university, and also contributed to the expansion of the library.



1903 »
Start of the Waseda-Kobe baseball match (Sokoban)
 Along with the Cambridge-Oxford boat race and the Harvard-Yale football match, the Waseda-Kobe baseball match (Sokoban) is revered among the three major university sporting events in the world. A tradition that can be traced back to 1903, the regular line in the baseball teams of the two universities battling to preserve the honor of their alma mater, as well as the ground made of support offered from the stands.

《 1922 》
Visit by physicist Albert Einstein to Waseda University
 On November 29, 1922, Professor Einstein visited Waseda University during his visit to Japan, and held a meeting with President Masamasa Shikazono who had once studied at Waseda University. At the end of the meeting, Einstein held in the central courtyard, more than 10,000 students and faculty welcomed Professor and Mrs. Einstein with enthusiastic applause. When they left, they were sent off with a chorus of the university's anthems.

1928 »
Japan's first gold medalist
 At the Amsterdam Olympics, Mitsuo Ohta from Waseda University's track and field club became the first Japanese to win a gold medal for the high jump. The same track and field team secured a sportsman for international students held in their own way back to Japan from the Olympics, opening the path to participation in the Olympics later on.

《 1940 》
"Viceroy for life" from diplomat Chikura Sugihara
 In 1939, Chikura Sugihara joined admission to the Department of English at Waseda University's Higher Normal School (the School of Education today). In 1940, Sugihara, who was then working at the Japanese Consulate in Lithuania, issued visas against orders from the Ministry of Foreign Affairs, thus saving about 5,000 Jews. His humanitarian act is highly appreciated by the international community.

1956 »
The beginnings of the Ishihashi Cabinet, first alumnus of Waseda to become Prime Minister
 In December 1956, Teruo Ishihashi, former student of Waseda, was elected as President of the Liberal Democratic Party. In the nomination for the head of the government in both the upper and lower houses of the Diet held during the same month, Ishihashi defeated Masao Miki, Governor of the Liberal Party and also alumnus of Waseda, to become the Prime Minister of Japan. These are the origins of our first Prime Minister from Waseda.

《 1962 》
Robert Kennedy attends student debate
 In the midst of the protest against the Japan-U.S. Security Treaty in 1962, then U.S. Attorney General Robert Kennedy and his wife attended a student debate at the Chuo Auditorium. The struggle was continued by the joint organizing of the university's students by groups that were both for and against the Treaty. When they visited Japan again, they were warmly welcomed by the students.



Archaeological excavation of the Maikoba site
 In 1980, an archaeological team from Waseda University became the first Japanese people to launch an archaeological excavation mission at an ancient Egyptian site. In 1974, the team became the first in the history of archaeological excavations in Egypt to discover the "national staircase" in Maikoba. The team earned credibility with Egypt's Ministry of Antiquities, and was rated highly in Japan.



1993 »
Visit to Waseda University by then U.S. President Bill Clinton
 In 1993, Bill Clinton, then President of the United States of America, visited Waseda University. Through the ceremony conducted to welcome visits by many distinguished guests from around the world, including the former President of the People's Republic of China in 2008, and former UN Secretary-General Ban Ki-moon in 2010.

2007 »
125th founding anniversary—toward the "second establishment" of the university
 Waseda University has continued to move forward toward its three goals of tackling the challenge of innovative advanced research, realizing lifelong learning across the institution, and fostering global citizens. At the ceremony held on October 21, 2007 to commemorate its 125th anniversary, 11th President Katsuhiko Shino delivered the "Second Century Declaration of Waseda."



《 2012 》
Formulation of Waseda Vision 150
 Waseda Vision 150 was formulated in 2012 with a view to the 150th anniversary of the university's founding in 2032. Waseda University has dramatically improved the quality of education and research, and will continue to contribute to the world as a leading university.

WASEDA UNIVERSITY



About WASEDA - 早稲田大学

Number of International Students

7,942*

from 125* countries and territories
(Undergraduate and Graduate)

Graduate Employability

#1

in private university of Japan
(#2 in Japan, #27 in the world)
QS Graduate Employability Rankings 2019

ENROLLMENT
[学生数]

49,436

World Business
5 Palms in Eduniversal Business

ALUMNI
[卒業生]

630,000

FACULTY
[教員]

5,468

Alumni CEOs in Japan

10,606

8 Prime Ministers

Founder
Shigenobu OKUMA



Masaru IBUKA



Tadashi YANAI



PARTNER INSTITUTIONS
[協定大学・機関]

848 (93 countries)

NUMBER OF BOOKS
[図書館蔵書]

5,800,000

GRADUATE STUDENTS
[大学院生]

8,385

UNDERGRADUATE STUDENTS
[学部生]

41,051



Hiroshi YAMAUCHI

Prime Ministers

8th Shigenobu Okuma
17th Shigenobu Okuma
55th Tanzan Ishibashi
74th Noboru Takeshita
76th Toshiki Kaifu
84th Keizo Obuchi
85th Yoshiro Mori
91st Yasuo Fukuda
95th Yoshihiko Noda

Business Leaders

Founders of global companies

Sony
Samsung
Casio
LOTTE

Business Leaders

CEOs of global companies

ANA
(All Nippon Airways)
HONDA
Nintendo
UNIQLO
Shiseido
Nomura Securities Co., Ltd.
Tokio Marine & Nichido Fire Insurance Co., Ltd.
Olympus Corporation

Aiji TANAKA



President
International Political Science Association (IPSA)
President 2016

Hironori KASAHARA



Senior Executive Vice President
IEEE Computer Society President 2018. The first president from outside USA and Canada in 72 years CS history. CS has 84,000 members from 168 countries.



Toshio FUKUDA



The University Professor Waseda, Waseda Alumnus, Prof. Emeritus Nagoya Univ., Prof. Meijo Univ. IEEE President 2020. The first from Asia in 135 years history. IEEE has 420,000 members.



Haruki MURAKAMI



Hirokazu KOREEDA



Yuzuru HANYU



Daiya SETO

THE(Times Higher Education) World Academic Summit, ETH (Zurich), 2019.9.10



Oxford University, 11/12-13 (Research Collaboration)

Vice Chancellor Prof. Louise Richardson

(Wol 2020での基調講演 (予定))

Head of Astrophysics : Prof. Rob Fender

Dept. of Physics: Prof. Ian Shipsey

Astrophysics: Prof. H.Falche, et. al.

Merton College

Warden: Prof. Irene Tracy

Fellow: Dr. Peter Braam

Sub Warden: Prof. Judy Armitage

CS: Prof. Jeremy Gibbons



Choral Evensong, 750th Anniversary Room

Waseda Open Innovation Valley Project



Waseda Main Campus

- **Research Innovation Center to be completed in March 2020**
- **Industry Academia Collaboration One Stop Desk, Research Support and Strategy, TLO, Contract Support, Venture Start-up Support**

**March 10, 2020 in Waseda Arena
Waseda Open Innovation Forum (WOI) 2020
(Matching among Leading Professors & Researchers, Industry, Ventures, Students)**

New Research Innovation Center (Open: April 2020)

Supported by METI


Green Computing Center for Industry Collaboration

Supported by MEXT Open Innovation Project

Toyama Campus

Waseda Arena with roof garden: Collaboration in Sport Science

Waseda University Open Innovation Ecosystem



IEEE Computer Society



•84,000+ members



The first President from the outside of USA and Canada in 72 years history of IEEE CS

Bjarne Stroustrup: Morgan Stanley & Columbia Univ.
2018 IEEE Computer Society Computer Pioneer Award
IEEE COMPSAC2018 Keynote & Award Ceremony



July 26, 2018, Keynote,
Hitotsubashi Hall



July 25, 2018 Award Ceremony
Rihga Royal Hotel Tokyo



IEEE CS Awards Ceremonies with CS President 2018



**June BoG Award Dinner
with CS Award Winners and
their Families, Phoenix**



**Technical
Achievement Award, in
COMPSAC,
Tokyo**



**Computer
Pioneer Award
to C++ Bjarne
Stroustrup in
COMPSAC,
Tokyo**




**B. Ramakrishna
Rau Award in
MICRO,
Fukuoka**



Award Ceremony in SC (Super Computing 2018 with 13 thousands participants), Dallas

Cooperation with International Organizations in 2018



**IPSJ Leaders, March,
IPSJ Convention, Tokyo**



**Japan (IPSJ), China(CCF),
Korea(KIISE) in March,
Waseda U., Tokyo**



**Okawa Foundation, CS Japan
Chapter, Multicore STC &
Japanese Government Symp.**



**MoU with UN ITU
in AI for Good,
May, Geneva**



**CCF China National Computer
Congress, Oct. , Hangzhou**



**MoU with Baidu, July,
Green Comp. C., Tokyo**



**IEEE CS China Office
moderated Tencent-
Waseda Univ. Joint
Symposium, Nov.,
Waseda U., Tokyo**



**Russian Academy of Science:
Russian Computer Science 70th
Anniversary, Nov., Moscow**


ACM/IEEE SC (SuperComputing) 19, Denver, Nov.17–22, 2019



Cornel Univ. Prof. Steven Squyres: Mars Exploration, Caltech. Dr. Katie Bouman: Visualization of Blackhole

Multicores for Performance and Low Power

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers (“K” more than 10MW) .



**IEEE ISSCC08: Paper No. 4.5,
M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with
Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic
Parallelizing Compiler”**

$$\text{Power} \propto \text{Frequency} * \text{Voltage}^2$$

$$(\text{Voltage} \propto \text{Frequency})$$

 **Power $\propto$ Frequency³**

If Frequency is reduced to 1/4
(Ex. 4GHz $\rightarrow$ 1GHz),
Power is reduced to **1/64** and
Performance falls down to **1/4**.

<Multicores>


If 8cores are integrated on a chip,
Power is still 1/8 and
Performance becomes 2 times.

- Just more cores don't give us speedup
- Development cost and period of parallel software are getting a bottleneck of development of embedded systems, eg. IoT, Automobile

■ original (sun studio) ■ proposed method



OSCAR
Compiler gives
us 211 times
speedup with
128 cores



- 18

OSCAR Parallelizing Compiler

To improve **effective performance**, **cost-performance** and **software productivity** and **reduce power**

Multigrain Parallelization^(LCPC1991,2001,04)

coarse-grain parallelism among loops and subroutines (2000 on SMP), near fine grain parallelism among statements (1992) in addition to loop parallelism

Data Localization

Automatic data management for distributed shared memory, cache and local memory (Local Memory 1995, 2016 on RP2, Cache2001,03)
Software Coherent Control (2017)


Data Transfer Overlapping^(2016 partially)

Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction


(2005 for Multicore, 2011 Multi-processes, 2013 on ARM)

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores



Without Power
Control


(Voltage : 1.4V)



Avg. Power
5.73 [W]

With Power Control
(Frequency,
Resume Standby:

Power shutdown &
Voltage lowering 1.4V-1.0V)



Avg. Power
1.52 [W]

73.5% Power Reduction



Demo of NEDO Green Multicore Processor for Real Time Consumer Electronics at Council of Science and Engineering Policy on April 10, 2008

<http://www8.cao.go.jp/cstp/gaiyo/honkaigi/74index.html>

第74回総合科学技術会議【平成20年4月10日】



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

Codesign of Compiler and Multiprocessor Architecture since 1985

4 core multicore RP1 (2007), 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas

RP-1 (ISSCC2007 #5.3)	RP-2 (ISSCC2008 #4.5)	RP-X (ISSCC2010 #5.3)
90nm, 8-layer, triple-Vth, CMOS	90nm, 8-layer, triple-Vth, CMOS	45nm, 8-layer, triple-Vth, CMOS
97.6 mm ² (9.88 x 9.88 mm)	104.8 mm ² (10.61 x 9.88 mm)	153.8 mm ² (12.4 x 12.4 mm)
1.0V (internal), 1.8/3.3V (I/O)	1.0-1.4V (internal), 1.8/3.3V (I/O)	1.0-1.2V (internal), 1.2-3.3V (I/O)
600MHz, 4.32 GIPS, 16.8 GFLOPS	600MHz, 8.64 GIPS, 33.6 GFLOPS	648MHz, 13.7GIPS, 115GOPS, 36.2GFLOPS
11.4 GOPS/W (32b換算)	18.3 GOPS/W (32b換算)	37.3 GOPS/W (32b換算)

Prime Minister FUKUDA is touching our multicore chip during execution.

Green Computing Systems R&D Center

Waseda University

Established by Prof. Kasahara supported by METI (Mar. 2011)

<R & D Target>

Hardware, Software, Application
for Super Low-Power Manycore


- More than 64 cores
- Natural air cooling (No fan)
Cool, Compact, Clear, Quiet
- Operational by Solar Panel

<Industry, Government, Academia>

Hitachi, Fujitsu, NEC, Renesas, Olympus,
Toyota, Denso, Mitsubishi, Toshiba,
OSCAR Technology, etc

<Ripple Effect>

- Low CO₂ (Carbon Dioxide) Emissions
- Creation Value Added Products
- Automobiles, Medical, IoT, Servers



Hitachi SR16000:

Power7 128coreSMP

Fujitsu M9000

SPARC VII 256 core SMP




Beside Subway Waseda Station,
Near Waseda Univ. Main
Campus



Generation of Coarse Grain Tasks

■ Macro-tasks (MTs)

- **Block of Pseudo Assignments (BPA): Basic Block (BB)**
- **Repetition Block (RB) : natural loop**
- **Subroutine Block (SB): subroutine**



Earliest Executable Condition Analysis for Coarse Grain Tasks (Macro-tasks)




Earliest Executable Conditions

Macrotask No.	Earliest Executable Condition
1	
2	1 ₂
3	(1) ₃
4	2 ₄ OR (1) ₃
5	(4) ₅ AND [2 ₄ OR (1) ₃]
6	3 OR (2) ₄
7	5 OR (4) ₆
8	(2) ₄ OR (1) ₃
9	(8) ₉
10	(8) ₁₀
11	8 ₉ OR 8 ₁₀
12	11 ₁₂ AND [9 OR (8) ₁₀]
13	11 ₁₃ OR 11 ₁₂
14	(8) ₉ OR (8) ₁₀
15	2 ₁₅

Automatic processor assignment in 103.su2cor


- Using 14 processors

Coarse grain parallelization within DO400



MTG of Su2cor-LOOPS-DO400


- Coarse grain parallelism $\text{PARA_ALD} = 4.3$





■ DOALL ■ Sequential LOOP ■ SB ■ BB

Data-Localization: Loop Aligned Decomposition

- Decompose multiple loop (Doall and Seq) into **CARs** and **LRs** considering inter-loop data dependence.
 - Most data in **LR** can be passed through LM.
 - LR**: Localizable Region, **CAR**: Commonly Accessed Region



Data Localization



■ Data Localization Group

PE0

12
2
6
4
8
15
19
25
29
13
17
22
21
23
27


PE1

1
3
7
14
18
5
9
11
10
16
20
26
30
24
28
32
31

A schedule for two processors

Inter-loop data dependence analysis in TLG


- Define exit-RB in TLG as Standard-Loop
- Find iterations on which a iteration of Standard-Loop is data dependent
 - e.g. K_{th} of RB3 is data-dep on $K-1_{th}, K_{th}$ of RB2, on $K-1_{th}, K_{th}, K+1_{th}$ of RB1



Example of TLG

Decomposition of RBs in TLG

- Decompose GCIR into $DGCIR^p (1 \leq p \leq n)$
 - n: (multiple) num of PCs, DGCIR: Decomposed GCIR
- Generate CAR on which $DGCIR^p \& DGCIR^{p+1}$ are data-dep.
- Generate LR on which $DGCIR^p$ is data-dep.



An Example of Data Localization for Spec95 Swim

```

DO 200 J=1,N
DO 200 I=1,M
    UNEW(I+1,J) = UOLD(I+1,J)+
1   TDTSDX*(Z(I+1,J+1)+Z(I+1,J))*(CV(I+1,J+1)+CV(I,J+1)+CV(I,J)
2   +CV(I+1,J))-TDTSDX*(H(I+1,J)-H(I,J))
    VNEW(I,J+1) = VOLD(I,J+1)-TDTSDX*(Z(I+1,J+1)+Z(I,J+1))
1   *(CU(I+1,J+1)+CU(I,J+1)+CU(I,J)+CU(I+1,J))
2   -TDTSDY*(H(I,J+1)-H(I,J))
    PNEW(I,J) = POLD(I,J)-TDTSDX*(CU(I+1,J)-CU(I,J))
1   -TDTSDY*(CV(I,J+1)-CV(I,J))
200 CONTINUE
    
```


```

DO 210 J=1,N
    UNEW(1,J) = UNEW(M+1,J)
    VNEW(M+1,J+1) = VNEW(1,J+1)
    PNEW(M+1,J) = PNEW(1,J)
210 CONTINUE
    
```

```

DO 300 J=1,N
DO 300 I=1,M
    UOLD(I,J) = U(I,J)+ALPHA*(UNEW(I,J)-2.*U(I,J)+UOLD(I,J))
    VOLD(I,J) = V(I,J)+ALPHA*(VNEW(I,J)-2.*V(I,J)+VOLD(I,J))
    POLD(I,J) = P(I,J)+ALPHA*(PNEW(I,J)-2.*P(I,J)+POLD(I,J))
300 CONTINUE
    
```

(a) An example of target loop group for data localization



(b) Image of alignment of arrays on cache accessed by target loops


Data Layout for Removing Line Conflict Misses by Array Dimension Padding

Declaration part of arrays in spec95 swim

before padding

PARAMETER (N1=513, N2=513)

```
COMMON U(N1,N2), V(N1,N2), P(N1,N2),  
*   UNEW(N1,N2), VNEW(N1,N2),  
1   PNEW(N1,N2), UOLD(N1,N2),  
*   VOLD(N1,N2), POLD(N1,N2),  
2   CU(N1,N2), CV(N1,N2),  
*   Z(N1,N2), H(N1,N2)
```




Box: Access range of DLG0

after padding

PARAMETER (N1=513, N2=544)



```
COMMON U(N1,N2), V(N1,N2), P(N1,N2),  
*   UNEW(N1,N2), VNEW(N1,N2),  
1   PNEW(N1,N2), UOLD(N1,N2),  
*   VOLD(N1,N2), POLD(N1,N2),  
2   CU(N1,N2), CV(N1,N2),  
*   Z(N1,N2), H(N1,N2)
```




padding

110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000

(Power7 Based 128 Core Linux SMP) ([LCPC2015](#))





First touch for distributed shared
memory and cache optimization over
loops are important for scalable speedup



Performance on Multicore Server for Latest Cancer Treatment Using Heavy Particle (Proton, Carbon Ion)


327 times speedup on 144 cores

Hitachi 144cores SMP Blade Server BS500:
Xeon E7-8890 V3(2.5GHz 18core/chip) x8 chip



- Original **sequential execution time 2948 sec (50 minutes)** using GCC was reduced to **9 sec with 144 cores** (327.6 times speedup)
- Reduction of treatment cost and reservation waiting period is expected


Parallelization of 3D-FFT for New Magnetic Material Computation on Hitachi SR16000 Power7 CC-Numa Server



OSCAR optimization

- reducing number of data transpose with interchange, code motion and loop fusion

Multicore Program Development Using OSCAR API V2.0







Engine Control by multicore with Denso


Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.



- Hard real-time automobile engine control by multicore using local memories
- Millions of lines C codes consisting conditional branches and basic blocks




Macro Task Fusion for Static Task Scheduling



3.1 Restructuring : Inline Expansion

- Inline expansion is effective
 - To increase coarse grain parallelism
- Expands functions having inner parallelism

Improves coarse grain parallelism



MTG before inline
expansion


MTG after inline
expansion

3.2 Restructuring: Duplicating If-statements



- Duplicating if-statements is effective
 - To increase coarse grain parallelism
- Duplicates fused tasks having inner parallelism

Improves coarse grain parallelism

Func1 depends on func3



Copying if-condition for each function



after duplicating if-statements




- Succeed to reduce CP
 - 99% -> 60%



Successfully increased coarse grain parallelism

Evaluation of Crankshaft Program with Multi-core Processors




- Attain 1.54 times speedup on RPX
 - There are no loops, but only many conditional branches and small basic blocks and difficult to parallelize this program
- This result shows possibility of multi-core processor for engine control programs

Infineon AURIX TC277





Abbreviations :

PCACHE:	Program Cache
DCACHE:	Data Cache
DSPR:	Data Scratch-Pad RAM
PSPR:	Program Scratch-Pad RAM
BROM:	Boot ROM
PFlash:	Program Flash
DFlash:	Data Flash (EEPROM)
S :	SRI Slave Interface
M :	SRI Master Interface




Macrotask Graph, Dependence details and schedules




Automatic Parallelization of an Engine Control C Program with 400 thousands lines on AUTOSAR on 2 cores of Infineon AURIX TC277

- **Original sequential** execution time on 1 core: **145500** cycles
- **Sequential execution time by OSCAR** on 1 core: **29700** cycles
 - **4.9 times speedup on 1 core** against original execution by OSCAR Compilers automatic data allocation for local scratch pad memory, flush memory modules
- **2 core execution by OSCAR** Compiler: **16400** cycles
 - **1.81 times speedup with 2 core** against **1 core execution with OSCAR Compiler**
 - **8.7 times speedup against original sequential execution.**




OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder



```
/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataTypeConversion: '<S1>/Data Type Conversion' incorporates:
     *   Inport: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataTypeConversion: '<S1>/Data Type Conversion' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */


    /* Constant: '<S1>/h1' */
    VesselExtraction_DFfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2Dfilter' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */


    /* Constant: '<S1>/h2' */
    VesselExtraction_DFfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
```

C code



(1) Generate MTG
→ Parallelism

(2) Generate gantt chart
→ Scheduling in a multicore



OSCAR Compiler



(3) Generate parallelized C
code

```
void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;

    oscar_thread_create ( & thr1 ,
        thread_function_001 , (void*)1 ) ;
    oscar_thread_create ( & thr2 ,
        thread_function_002 , (void*)2 ) ;
    oscar_thread_create ( & thr3 ,
        thread_function_003 , (void*)3 ) ;


    VesselExtraction_step_PEO ( ) ;

    oscar_thread_join ( thr1 ) ;
    oscar_thread_join ( thr2 ) ;
    oscar_thread_join ( thr3 ) ;
}
```

using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>

Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>


Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

Automatic Parallelization Tool of MATLAB/Simulink:


OSCAR Tech “OSCARator” <https://www.oscartech.jp/en/>

- OSCARator is a simulation accelerator of MATLAB/Simulink on multicore processor
 - based on “OSCAR Compiler” Automatic Parallelization Technology developed by Kasahara and Kimura Lab. Waseda University



Original Simulink Model




make a “Subsystem” with blocks which you want to accelerate




Start OSCARator from right click menu, OSCARator will automatically configure settings.



New Accelerated Simulink Model



Same Result and
Shorter Simulation Time



<FULLY AUTOMATIC>


- Simulink Coder C-Code Generation
- Automatic Parallelization
- S-Function MEX Build
- Replacing Subsystem with S-Function Block

MEX: Dynamically linked subroutine executed in the MATLAB environment.

Speedup of Simulink Models by OSCARator on 4 cores Intel Core i5 Processor

<https://www.oscartech.jp/en/>

6.51 times speed up on 4 cores against 1 core MATLAB Accelerator Mode for VesselExtraction



Intel Core i5 7400T 2.4GHz (4 cores)
16GB (SODIMM 2400MHz)
Windows 10 Pro (1903)
MATLAB R2019a Update 5
MinGW GCC 6.3


- RoadTracking
 - from Computer Vision Toolbox
 - <https://jp.mathworks.com/help/vision/examples/color-based-road-tracking.html>
- VesselExtraction
 - from MATLAB Central
 - modified for Simulink Model
 - <https://www.mathworks.com/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction>
- HybridVehicle
 - Hybrid Vehicle Powertrain
 - developed by Kusaka Lab. Waseda University
 - <http://www.f.waseda.jp/jin.kusaka/>

(Compared with MATLAB Accelerator Mode Simulation)


Power Reduction by Power Supply, Clock Frequency and Voltage Control by OSCAR Compiler

- Shortest execution time mode


Ordinary scheduled results



FV control




Power control




- Realtime processing mode with dead line constraints


Ordinary scheduled results



FV control



Power control



An Example of Machine Parameters for the Power Saving Scheme

- **Functions of the multiprocessor**
 - Frequency of each proc. is changed to several levels
 - Voltage is changed together with frequency
 - Each proc. can be powered on/off

state	FULL	MID	LOW	OFF
frequency	1	1 / 2	1 / 4	0
voltage	1	0.87	0.71	0
dynamic energy	1	3 / 4	1 / 2	0
static power	1	1	1	0

- **State transition overhead**

state	FULL	MID	LOW	OFF
FULL	0	40k	40k	80k
MID	40k	0	40k	80k
LOW	40k	40k	0	80k
OFF	80k	80k	80k	0

delay time [u.t.]

state	FULL	MID	LOW	OFF
FULL	0	20	20	40
MID	20	0	20	40
LOW	20	20	0	40
OFF	40	40	40	0

energy overhead [μ J]

Power Reduction Scheduling






Fig. 6. V/F control of applu(4proc.)

Low-Power Optimization with OSCAR API



Speedup for H.264 and Optical Flow on ARM Cortex-A9 Android 3 cores by OSCAR Automatic Parallelization





Automatic Power Reduction on ARM CortexA9 with Android

http://www.youtube.com/channel/UCS43INYEIkC8i_KIgFZYQBQ

ODROID X2

Samsung Exynos4412 Prime, ARM Cortex-A9 Quad core
1.7GHz~0.2GHz, used by Samsung's Galaxy S3





Power for 3cores was reduced to **1/5~1/7** against without software power control

Power for 3cores was reduced to **1/2~1/3** against ordinary 1core execution

Automatic Power Reuction on Intel Haswell

H.264 decoder & Optical Flow (3cores)


H81M-A, Intel Core i7 4770k
Quad core, 3.5GHz~0.8GHz




Power for 3cores was reduced to **1/3~1/4** against without software power control

Power for 3cores was reduced to **2/5~1/3** against ordinary 1core execution

OSCAR Heterogeneous Multicore




An Image of Static Schedule for Heterogeneous Multi-core with Data Transfer Overlapping and Power Control



33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

111[fps]





Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

Without Power Reduction

**With Power Reduction
by OSCAR Compiler**
70% of power reduction


Average: 1.76[W]

Average: 0.54[W]



**1cycle : 33[ms]
→30[fps]**

Automatic Power Reduction of OpenCV Face Detection on big.LITTLE ARM Processor



- **ODROID-XU3** ■ Cortex-A7 ■ Cortex-A15
 - **Samsung Exynos 5422 Processor**
 - 4x Cortex-A15 2.0GHz, 4x Cortex-A7 1.4GHz big.LITTLE Architecture
 - 2GB LPDDR3 RAM
 - Frequency can be changed by each cluster unit

OSCAR API Ver. 2.0 for Homogeneous/Heterogeneous Multicores and Manycores

(LCPC2009 Homogeneous, 2010 Heterogeneous)

Specification: <http://www.kasahara.cs.waseda.ac.jp/api/regist.php?lang=en&ver=2.1>

List of Directives (22 directives)

- ▶ Parallel Execution API
 - ▶ **parallel sections (*)**
 - ▶ **flush (*)**
 - ▶ **critical (*)**
 - ▶ execution
- ▶ Memoay Mapping API
 - ▶ **threadprivate (*)**
 - ▶ distributedshared
 - ▶ onchipshared
- ▶ Synchronization API
 - ▶ groupbarrier
- ▶ Data Transfer API
 - ▶ dma_transfer
 - ▶ dma_contiguous_parameter
 - ▶ dma_stride_parameter
 - ▶ dma_flag_check
 - ▶ dma_flag_send

(* from OpenMP)

- ▶ Power Control API
 - ▶ fvcontrol
 - ▶ get_fvstatus
- ▶ Timer API
 - ▶ get_current_time
- ▶ Accelerator
 - ▶ accelerator_task_entry
- ▶ Cache Control
 - ▶ cache_writeback
 - ▶ cache_selfinvalidate
 - ▶ complete_memop
 - ▶ noncacheable
 - ▶ aligncache


2 hint directives for OSCAR compiler

- accelerator_task
- oscar_comment

from V2.0


Software Coherence Control Method on OSCAR Parallelizing Compiler

- Coarse grain task parallelization with **earliest condition analysis** (control and data dependency analysis to detect parallelism among coarse grain tasks).
- OSCAR compiler automatically controls coherence using following simple program restructuring methods:
 - To cope with stale data problems:
 - ◆ **Data synchronization by compilers**
 - To cope with false sharing problem:
 - ◆ **Data Alignment**
 - ◆ **Array Padding**
 - ◆ **Non-cacheable Buffer**




**MTG generated by
earliest executable
condition analysis**

8 Core RP2 Chip Block Diagram




Automatic Software Coherent Control for Manycores

Performance of Software Coherence Control by OSCAR Compiler on 8-core RP2



OSCAR Software Cache Coherent Control for NIOS and RISC-V cores on FPGA

3.57x Speedups for NIOS and 3.68x for RISC-V using 4 cores for NPB CG




Automatic Local Memory Management


Data Localization: Loop Aligned Decomposition

- Decomposed loop into LR and CARs
 - LR (Localizable Region): Data can be passed through LDM
 - CAR (Commonly Accessed Region): Data transfers are required among processors

Single dimension Decomposition




Multi-dimension Decomposition



Adjustable Blocks

- Handling a suitable block size for each application
 - different from a fixed block size in cache
 - each block can be divided into smaller blocks with integer divisible size to handle small arrays and scalar variables



Block Replacement Policy


□ Compiler Control Memory block Replacement

- using live, dead and reuse information of each variable from the scheduled result
- different from LRU in cache that does not use data dependence information

□ Block Eviction Priority Policy

1. (Dead) Variables that will not be accessed later in the program
2. Variables that are accessed only by other processor cores
3. Variables that will be later accessed by the current processor core
4. Variables that will immediately be accessed by the current processor core

Speedups by OSCAR Automatic Local Memory Management compared to Executions Utilizing Centralized Shared Memory on Embedded and Scientific Application on RP2 8core Multicore





Maximum of 20.44 times speedup on 8 cores using local memory against sequential execution using off-chip shared memory


Automatic Parallelization of JPEG-XR for Drinkable Inner Camera (Endo Capsule)

10 times more speedup needed after parallelization for 128 cores of Power 7. Less than 35mW power consumption is required.

- TILEPro64



OSCAR Vector Multicore and Compiler for Embedded to Servers with OSCAR Technology




Target:

- Solar Powered
- Compiler power reduction.
- Fully automatic parallelization and vectorization including local memory management and data transfer.

Vector Accelerator

Features

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation by sync flags




Function Units [tentative]

- **Vector Function Unit**
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - Variable vector register length
 - Chaining LD/ST & Vector pipes
- **Scalar Function Unit**

Registers[tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry



Future Multicore Products with Automatic Parallelizing Compiler



Next Generation Automobiles

- Safer, more comfortable, energy efficient, environment friendly
- Cameras, radar, car2car communication, internet information integrated brake, steering, engine, motor control

Smart phones



- From everyday recharging to less than once a week
- Solar powered operation in emergency condition
- Keep health

Advanced medical systems



Cancer treatment, Drinkable inner camera

- Emergency solar powered
- No cooling fan, No dust, clean usable inside OP room



Personal / Regional Supercomputers



Solar powered with more than 100 times power efficient : FLOPS/W

- Regional Disaster Simulators saving lives from tornadoes, localized heavy rain, fires with earth quakes

Summary

- Waseda University Green Computing Systems R&D Center supported by METI has been researching **on low-power high performance Green Multicore** hardware, software and application with **industry including Hitachi, Fujitsu, NEC, Renesas, Denso, Toyota, Olympus and OSCAR Technology.**
- OSCAR Automatic Parallelizing and Power Reducing Compiler **has succeeded speedup and/or power reduction of scientific applications including “Earthquake Wave Propagation”, medical applications including “Cancer Treatment Using Carbon Ion”, and “Drinkable Inner Camera”, industry application including “Automobile Engine Control”, “Smartphone”, and “Wireless communication Base Band Processing” on various multicores from different vendors including Intel, ARM, IBM, AMD, Qualcomm, Freescale, Renesas and Fujitsu.**
- In automatic parallelization, **110 times speedup for “Earthquake Wave Propagation Simulation” on 128 cores of IBM Power 7 against 1 core, 55 times speedup for “Carbon Ion Radiotherapy Cancer Treatment” on 64cores IBM Power7, 1.95 times for “Automobile Engine Control” on Renesas 2 cores using SH4A or V850, 55 times for “JPEG-XR Encoding for Capsule Inner Cameras” on Tiler 64 cores Tile64 manycore.**
 - The compiler will be available on market from OSCAR Technology.
- In automatic power reduction, **consumed powers for real-time multi-media applications like Human face detection, H.264, mpeg2 and optical flow were reduced to 1/2 or 1/3 using 3 cores of ARM Cortex A9 and Intel Haswell and 1/4 using Renesas SH4A 8 cores against ordinary single core execution.**
- **Local memory management for automobiles and software coherent control have been patented and already realized by OSCAR compiler.**