Parallel Processing of MATLAB and Simulink Simulation and Control on Multicore Processors



Hironori Kasahara, Ph.D., IEEE Fellow, IPSJ Fellow Senior Executive VP, Waseda University IEEE Computer Society President 2018

URL: http://www.kasahara.cs.waseda.ac.jp/

1980 BS, 82 MS, 85 Ph.D., Dept. EE, Waseda Univ. 1985 Visiting Scholar: U. of California, Berkeley, 1986 Assistant Prof., 1988 Associate Prof., 1989-90 Research Scholar: U. of Illinois, Urbana-Champaign, Center for Supercomputing R&D, 1997 Prof., 2004 Director, Advanced Multicore Research Institute, 2017 member: the Engineering Academy of Japan and the Science Council of Japan 2018 Nov. Senior Vice President, Waseda Univ.

1987 IFAC World Congress Young Author Prize
1997 IPSJ Sakai Special Research Award
2005 STARC Academia-Industry Research Award
2008 LSI of the Year Second Prize
2008 Intel AsiaAcademic Forum Best Research Award
2010 IEEE CS Golden Core Member Award
2014 Minister of Edu., Sci. & Tech. Research Prize
2015 IPSJ Fellow, 2017 IEEE Fellow, Eta Kappa Nu

Reviewed Papers: 216, Invited Talks: 176, Granted Patents: 48 (Japan, US, GB, China), Articles in News Papers, Web News, Medias incl. TV etc.: 605

Committees in Societies and Government 258
IEEE Computer Society: President 2018, Executive
Committee(2017-19), BoG(2009-14), Strategic
Planning Committee Chair 2017, Multicore STC Chair
(2012-), Japan Chair(2005-07), IEEE TAB (2018)
IPSJ Chair: HG for Magazine. & J. Edit, Sig. on ARC.
[METI/NEDO] Project Leaders: Multicore for
Consumer Electronics, Advanced Parallelizing
Compiler, Chair: Computer Strategy Committee
[Cabinet Office] CSTP Supercomputer Strategic ICT
PT, Japan Prize Selection Committees, etc.
[MEXT] Info. Sci. & Tech. Committee,
Supercomputers (Earth Simulator, HPCI Promo., Next
Gen. Supercomputer K) Committees, etc.



WASEDA University 早稲田大学 Founded in 1882



Number of International Students

Confidential 2019/09/06

countries and

Alumni CEOs in Japan

10,606

8 Prime Ministers

Founder Prime Minister Shigenobu Okuma

ENROLLMENT [学生数]

49,436

FACULTY 【数篇】

5.468

PARTNER INSTITUTIONS [富定大学 - 模型] 848 (93 countries) UNDERGRADUATE STUDENTS

[989] 41.051

INTERNATIONAL STUDENTS 1分面入学生】

7.942*

OVERSEAS BASES [第44 報告]

15

GRADUATE STUDENTS

[大学院生] 8.385

ALUMNI [4/8/4]

630,000

NUMBER OF BOOKS [[四部総裁書]

5,800,000



mercari

CEO S. YAMADA

1975







Shizuka Arakawa




maru

President **International Political Science Association** (IPSA) President 2016



Waseda Open Innovation Valley Project



IEEE Computer Society



The first President from the outside of USA and Canada in 72 years history of IEEE CS

Bjarne Stroustrup: Morgan Stanley & Columbia Univ.
2018 IEEE Computer Society Computer Pioneer Award
IEEE COMPSAC2018 Keynote & Award Ceremony



July 25, 2018 Award Ceremony Rihga Royal Hotel Tokyo

•84,000+ members

- 480 chapters
- •168 countries
- 31 technical committees& councils




DR. DAVID E. SHAW



Multicores for Performance and Low Power

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers

("K" more than 10MW).



IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara, "An 8640 MIPS SoC with Independent Power-off Control of 8 CPUs and 8 RAMs by an Automatic Parallelizing Compiler"

Power ∝ Frequency * Voltage²
(Voltage ∝ Frequency)

If <u>Frequency</u> is reduced to $\frac{1/4}{4}$ (Ex. 4GHz \rightarrow 1GHz),

Power is reduced to 1/64 and Performance falls down to 1/4.

< <u>Multicores</u>>

If **8cores** are integrated on a chip,

Power is still 1/8 and

Performance becomes 2 times.

Parallel Soft is important for scalable performance of multicore (LCPC2015)

Just more cores don't give us speedup

Development cost and period of parallel software
are getting a bottleneck of development of embedded systems, eq. IoT, Automobile


Earthquake wave propagation simulation GMS developed by National

Research Institute for Earth Science and Disaster Resilience (NIED)

original (sun studio) proposed method







- Automatic parallelizing compiler available on the market gave us no speedup against execution time on 1 core on 64 cores
 - Execution time with 128 cores was slower than 1 core (0.9 times speedup)
- Advanced OSCAR parallelizing compiler gave us 211 times speedup with 128cores against execution time with 1 core using commercial compiler
 - OSCAR compiler gave us 2.1 times speedup on 1 core against commercial compiler by global cache optimization

OSCAR Parallelizing Compiler

To improve effective performance, cost-performance and software productivity and reduce power

Multigrain Parallelization(LCPC1991,2001,04)
coarse-grain parallelism among loops and
subroutines (2000 on SMP), near fine grain
parallelism among statements (1992) in
addition to loop parallelism

Data Localization

Automatic data management for distributed shared memory, cache and local memory (Local Memory 1995, 2016 on RP2,Cache2001,03)
Software Coherent Control (2017)


Data Transfer Overlapping(2016 partially)

Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

(2005 for Multicore, 2011 Multi-processes, 2013 on ARM)

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.



1987 OSCAR(Optimally Scheduled Advanced Multiprocessor)

Co-design of Compiler and Architecture

Looking at various applications, design a parallelizing compiler and design a multiprocessor/multicore-processor to support compiler optimization




4 core multicore RP1 (2007), 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas

RP-1 (ISSCC2007 #5.3)	RP-2(ISSCC2008 #4.5)	RP-X (ISSCC2010 #5.3)
Core 2 Core 3 GCPG .	Core0 Core2 Core3 Core4 Core5 Co	PCIe S-ATA EWO Media IPs MX-2 FE Bus Router-E Media IPs Core 4-7
90nm, 8-layer, triple-Vth, CMOS	90nm, 8-layer, triple-Vth, CMOS	45nm, 8-layer, triple-Vth, CMOS
97.6 mm ² (9.88 x 9.88 mm)	104.8 mm ² (10.61 x 9.88 mm)	153.8 mm ² (12.4 x 12.4 mm)
1.0V (internal), 1.8/3.3V (I/O)	1.0-1.4V (internal), 1.8/3.3V (I/O)	1.0-1.2V (internal), 1.2-3.3V (I/O)
600MHz ,4.32 GIPS,16.8 GFLOPS	600MHz , 8.64 GIPS, 33.6 GFLOPS	648MHz, 13.7GIPS, 115GOPS, 36.2GFLOPS
11.4 GOPS/W(32b換算)	18.3 GOPS/W(32b換算)	37.3 GOPS/W(32b換算)

Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2

by OSCAR Parallelizing Compiler



5.73 [W]

73.5% Power Reduction

1.52 [W]

Demo of NEDO Multicore for Real Time Consumer Electronics at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】 April 10, 2008





第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

Prime Minister FUKUDA is touching our multicore chip during execution.

CSTP Members
Prime Minister:
Mr. Y. FUKUDA

Minister of State for Science, Technology and Innovation Policy:

Mr. F. KISHIDA

Chief Cabinet Secretary:

Mr. N. MACHIMURA Minister of Internal

Affairs and

Communications:

Mr. H. MASUDA

Minister of Finance:

Mr. F. NUKAGA

Minister of Education, Culture, Sports, Science and

Technology: Mr. K. TOKAI

Minister of Economy, Trade and

Industry:

Mr. A. AMARI

Multicore Program Development Using OSCAR API V2.0

Sequential Application Program in Fortran or C

(Consumer Electronics, Automobiles, Medical, Scientific computation, etc.)

Homogeneous

Hetero

Manual parallelization / power reduction

Accelerator Compiler/ User

Add "hint" directives before a loop or a function to specify it is executable by the accelerator with how many clocks

Waseda OSCAR Parallelizing Compiler

- Coarse grain task parallelization
- Data Localization
- > DMAC data transfer
- Power reduction using DVFS, Clock/ Power gating

Hitachi, Renesas, NEC, Fujitsu, Toshiba, Denso, Olympus, Mitsubishi, Esol, Cats, Gaio, 3 univ. OSCAR API for Homogeneous and/or Heterogeneous Multicores and manycores

Directives for thread generation, memory, data transfer using DMA, power managements

Parallelized API F or C program

Proc0

Code with directives
Thread 0

Proc1

Code with directives
Thread 1

Accelerator 1

Code

Accelerator 2
Code

Low Power
Homogeneous
Multicore Code
Generation

API Analyzer

Existing sequential compiler

Low Power
Heterogeneous
Multicore Code
Generation

API Analyzer (Available from Waseda)

Existing sequential compiler


Server Code Generation

OpenMP Compiler

OSCAR: Optimally Scheduled Advanced Multiprocessor

API: Application Program Interface

Generation of parallel machine codes using sequential compilers



Homegeneous Multicore s from Vendor A (SMP servers) arious multicores



Heterogeneous Multicores from Vendor B



Shred memory servers

Performance on Multicore Server for Latest Cancer Treatment Using Heavy Particle (Proton, Carbon Ion)

327 times speedup on 144 cores

Hitachi 144cores SMP Blade Server BS500: **Xeon E7-8890 V3(2.5GHz** 18core/chip) x8 chip 350 327.60 327.6 times speed up with 144 cores 300 GCC 250 196.50 200 150 109.20 100 50 放射線医学研究所 1.00 5.00 施設の費用: 120億円 0 1PE 32pe 64pe 144pe


- ➤ Original sequential execution time 2948 sec (50 minutes) using GCC was reduced to 9 sec with 144 cores (327.6 times speedup)
 - > Reduction of treatment cost and reservation waiting period is expected


Engine Control by multicore with Denso

Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.



- ➤ Hard real-time automobile engine control by multicore using local memories
- Millions of lines C codes consisting conditional branches and basic blocks






Automatic Parallelization of an Engine Control C Program with 400 thousands lines on AUTOSAR on 2 cores of Infineon AURIX TC277

- > Original sequential execution time on 1 core: 145500 cycles
- > Sequential execution time by OSCAR on 1 core: 29700 cycles
 - 4.9 times speedup on 1 core against original execution by OSCAR Compilers automatic data allocation for local scratch pad memory, flush memory modules
- > 2 core execution by OSCAR Compiler: 16400 cycles
 - > 1.81 times speedup with 2 core against 1 core execution with OSCAR Compiler
 - > 8.7 times speedup against original sequential execution.

OSCAR Compile Flow for Simulink Applications



Generate C code using Embedded Coder






/* Model step function */ |void VesselExtraction_step(void) int32_T i; real_T u0; for (i = 0; i < 16384; i++) { VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i]; /* End of DataTypeConversion: '<S1>/Data Type Conversion' */ /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */ /* Constant: '<\$1>/h1' */ VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion, VesselExtraction_P.hl_Value, &VesselExtraction_B.Dfilter, (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter); /* End of Outputs for SubSystem: '<S1>/2Dfilter' */ /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */ /* Constant: '<81>/h2' */ VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion, VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1, (P_Dfilter_VesseTExtraction_T *)&VesseTExtraction_P.Dfilter1);


Simulink model

C code



Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression: http://www.mathworks.co.jp/jp/help/vision/examples

Buoy Detection: http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink


Color Edge Detection : http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/

Vessel Detection: http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/

Automatic Pallalelization Tool of MATLAB/Simulink: OSCAR Tech "OSCARator" released on Oct.1, 2019

https://www.oscartech.jp/en/


- OSCARator is a simulation accelerator of MATLAB/Simulink on multicore processor
 - based on "OSCAR Compiler" Automatic Parallelization Technology developed by Kasahara and Kimura Lab. Waseda University



Speedup of Simulink Models by OSCARator on 4 cores Intel Core i5 Processorhttps://www.oscartech.jp/en/

(Compared with MATLAB Accelerator Mode Simulation)

6.51 times speed up on 4 cores against 1 core MATLAB Accerelator



Intel Core i5 7400T 2.4GHz (4 cores) 16GB (SODIMM 2400MHz)
Windows 10 Pro (1903)
MATLAB R2019a Update 5
MinGW GCC 6.3

RoadTracking

- from Computer Vision Toolbox
- https://jp.mathworks.com/help/vision/exam ples/color-based-road-tracking.html


VesselExtraction

- from MATLAB Central
- · modified for Simulink Model
- https://www.mathworks.com/matlabcentral/ fileexchange/24990-retinal-blood-vesselextraction

HybridVehicle

- Hybrid Vehicle Powertrain
- developed by Kusaka Lab. Waseda University
- http://www.f.waseda.jp/jin.kusaka/

OSCAR Multicore with new Vector Hardware Accelerator for Embedded to HPC Applications




Target:

- Solar Powered
- Compiler power reduction.
- >Fully automatic parallelization and vectorization including local memory management and data transfer.

Vector Accelerator

Features

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation by sync flags



Function Units [tentative]

- Vector Function Unit
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - · Variable vector register length
 - Chaining LD/ST & Vector pipes
- Scalar Function Unit

Registers[tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry