### Software and Hardware for High Performance and Low Power Homogeneous and Heterogeneous Multicore Systems

### Hironori Kasahara

Professor, Dept. of Computer Science & Engineering Director, Advanced Multicore Processor Research Institute

# Waseda University, Tokyo, Japan IEEE Computer Society President Elect 2017, President 2018

1980 BS, 82 MS, 85 Ph.D., Dept. EE, Waseda Univ. 1985 Visiting Scholar: U. of California, Berkeley 1986 Assistant Prof., 1988 Associate Prof., 1997 Prof. Dept. of EECE, Waseda Univ. Now Dept. of Computer Sci. & Eng.

1989-90 Research Scholar: U. of Illinois, Urbana-Champaign, Center for Supercomputing R&D

**1987 IFAC World Congress Young Author Prize** 

1997 IPSJ Sakai Special Research Award

2005 STARC Academia-Industry Research Award

2008 LSI of the Year Second Prize

2008 Intel AsiaAcademic Forum Best Research Award

**2010 IEEE CS Golden Core Member Award** 

2014 Minister of Edu., Sci. & Tech. Research Prize

**2015 IPSJ Fellow** 

**2017 IEEE Fellow** 

Reviewed Papers: 214, Invited Talks: 145, Published Unexamined Patent Application:59 (Japan, US, GB, China Granted Patents: 30), Articles in News Papers, Web News, Medias incl. TV etc.: 572

Committees in Societies and Government 245
IEEE Computer Society President 2018, BoG(2009-14), Multicore STC Chair (2012-), Japan Chair (2005-07), IPSJ Chair: HG for Mag. & J. Edit, Sig. on ARC. [METI/NEDO] Project Leaders: Multicore for Consumer Electronics, Advanced Parallelizing Compiler, Chair: Computer Strategy Committee [Cabinet Office] CSTP Supercomputer Strategic ICT PT, Japan Prize Selection Committees, etc. [MEXT] Info. Sci. & Tech. Committee, Supercomputers (Earth Simulator, HPCI Promo., Next Gen. Supercomputer K) Committees, etc.

About Digital Library Publications Conferences & Events Membership Communities Jobs Board Professional Education Corporate Programs Volunteers & Governance

### **Guang R. Gao**

University of Delaware

#### About Awards

Nominate

Recipients

Fellows

**Technical Awards** 

**Education Awards** 

Service Awards and

Certificates

Other Awards

**Discontinued Awards** 

Awards FAQ

#### **Awards Resources**

Nomination site

Committee

Handbook

2017 Awards Brochure

2017 Ceremony Photos

SC16 Awards Session

SC16 Awards Session

Photos


Press Releases

Award Videos

Fellows

### 2017 B. Ramakrishna Rau Award Recipient

"For contributions to compiler techniques and microarchitectures for instruction-level and thread-level parallel computing."



Guang R. Gao has been a faculty member at the University of Delaware since 1996, and is an endowed distinguished Professor of Electrical and Computer Engineering. He received his Ph.D. degree in 1986 in Computer Science at MIT -- the first from mainland China. Gao is an alumni of Tsinghua University in Beijing. Gao is a ACM Fellow and IEEE Fellow since 2007

Gao has devoted a majority of his research and academic activities in pursuing R&D in dataflow program execution models and architecture/compiler innovations. The work of Gao and his students have shown that the fundamental value of the dataflow model of computation in addressing the challenges and bottleneck encountered in parallel computer systems under classical von-Neumann architectures model. To this end, Gao has led a series of parallel architecture and system projects where various aspects of dataflow models are explored and realized in high-performance computers – ranging from innovations in programming paradigms, microarchitecture design, to system software technology (compilers, runtime, etc.) and multicore chip hardware design methodology. Gao has made unique and significant contributions in compiler techniques and microarchitectures for instruction-level and thread-level parallelism.

The impact of Gao's work has also been recognized with his entrepreneur effort to apply his academic R&D results successfully to a significant supercomputing system project in mid-2000s - known as IBM Cyclops-64 Supercomputer - one of the largest supercomputer based on large-scale many-core chip technology at that time and has been in use in real world.





Home News Timeline Our Team → Publication Knowledge Base STC Event

- ▶Background
- ➤ Motivation
- **>**Focus
- ➤ Mission

### Background

Since the mid 2000s, with the advent of multicore architectures, parallel computer and systems have withnessed a remarkable comeback from the downturn of the early 90s. Some have called it the "second spring" of parallel computing and the trend has continued. It is a good time for this STC's birth.

### Motivation

Our STC is motivated by the challenges that are coming with the second-spring of parallel computation — including but not limited to

- Demands for high-performance parallel systems with potentially extremescale performance;
- Computation demands from data-intensive workloads with "big data" volumes and real-time requirements, as well as intelligent data analytic processing capability;
- Demands for high energy efficiency and strong system resiliency. This
  would be particularly the case for embedded mobile systems.

### Focus

Our STC focuses on all manners of directions derived from Dataflow, as listed below,

#### Join us

#### Contact us

#### Chair

Guang R. Gao, IEEE fellow (UD)

#### Vice Chair

Jean-Luc Gaudiot, IEEE fellow (UCI)

#### Organizing committee

#### Advisors (see list...)

#### Coordinators

Newsletter (Dr. Xiaoming Li)
Tech Activities (Dr. Sunita
Chandrasekaran)
Conferences (Dr. Stéphane Zuckerman)
Web (Dr. Long Zheng)

#### Student Volunteers

Jose M Monsalve (UD) Siddhisanket Raskar



### STC Founding Member

These are the people that made possible the creation of this IEEE Special Technical Community.

Arvind

Massachusetts Institute of Technology, USA

David Abramson

The University of Queensland, Australia

Georgi Gaydadjiev
 Maxeler, Imperial College London, UK

Guang R. Gao
 University of Delaware, USA

Hirarki Kei
 The University of Tokyo, Japan

Hironori Kasahara
 Waseda University, Japan

Jack B. Dennis
 Massachusetts Institute of Technology, USA

Jean-Luc Gaudiot
 University of California, Irvine, USA

Jin Hai
 Huazhong University of Science and Technology, China

Kuan-Ching Li
 Providence University, Taiwan

Mateo Valero
 Universitat Politécnica de Catalunya, Spain

Mei Hong
 Beijing Institute of technology, China

Nahid Emad
 University of Versailles, France

Nelson Amaral
 University of Alberta, Canada

R. Govindarajan
 Indian Institute of Science, India

Roberto Giorgi
 Università di Siena, Italy

Skevos Evripidou
 University of Cyprus, Cyprus

Stephane Zuckerman
 Michigan Technological University, USA

Vivek Sarkar
 Rice University, USA

Won Woo Ro
 Yonsei University, South Korea


Zheng Weimin
 Tsinghua University, China

# IEEE Computer Society BoG (Board of Governors) Feb.1, 2017



### **Multicores for Performance and Low Power**

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers ("K" more than 10MW).



IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara, "An 8640 MIPS SoC with Independent Power-off Control of 8 CPUs and 8 RAMs by an Automatic Parallelizing Compiler"

Power 

Frequency \* Voltage<sup>2</sup>

(Voltage 

Frequency)

Power 

Frequency<sup>3</sup>

If Frequency is reduced to 1/4
(Ex. 4GHz→1GHz),
Power is reduced to 1/64 and
Performance falls down to 1/4.
<Multicores>
If 8cores are integrated on a chip,
Power is still 1/8 and
Performance becomes 2 times.

### Parallel Soft is important for scalable performance of multicore

Just more cores don't give us speedup

Development cost and period of parallel software are getting a bottleneck of development of embedded systems, eg. IoT, Automobile


Earthquake wave propagation simulation GMS developed by National

Research Institute for Earth Science and Disaster Resilience (NIED) original (sun studio)

proposed method




**Multicore Server** 



- Automatic parallelizing compiler available on the market gave us no speedup against execution time on 1 core on 64 cores
  - Execution time with 128 cores was slower than 1 core (0.9 times speedup)
- Advanced OSCAR parallelizing compiler gave us 211 times speedup with 128cores against execution time with 1 core using commercial compiler
  - OSCAR compiler gave us 2.1 times speedup on 1 core against commercial compiler by global cache optimization


### Trend of Peak Performances of Supercomputers



# **Power Reduction of MPEG2 Decoding to 1/4**

on 8 Core Homogeneous Multicore RP-2





Avg. Power 5.73 [W]


73.5% Power Reduction

1.52 [W]


# 4 core multicore RP1 (2007), 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas

<b>RP-1</b> (ISSCC2007 #5.3)	RP-2(ISSCC2008 #4.5)	<b>RP-X</b> (ISSCC2010 #5.3)
Core 2 Core 3 GCPG .	Core0  Core2  Core3  Core4  Core5  Co	PCIe S-ATA  Media IPs MX-2  Core 0-3  FE  Bus Router-E  Media IPs  Core 4-7
90nm, 8-layer, triple-Vth, CMOS	90nm, 8-layer, triple-Vth, CMOS	45nm, 8-layer, triple-Vth, CMOS
97.6 mm <sup>2</sup> (9.88 x 9.88 mm)	104.8 mm <sup>2</sup> (10.61 x 9.88 mm)	153.8 mm <sup>2</sup> (12.4 x 12.4 mm)
1.0V (internal), 1.8/3.3V (I/O)	1.0-1.4V (internal), 1.8/3.3V (I/O)	1.0-1.2V (internal), 1.2-3.3V (I/O)
600MHz ,4.32 GIPS,16.8 GFLOPS	600MHz , 8.64 GIPS, 33.6 GFLOPS	648MHz, 13.7GIPS, 115GOPS, 36.2GFLOPS
11.4 GOPS/W(32b換算)	18.3 GOPS/W(32b換算)	37.3 GOPS/W(32b換算)

# Compiler Co-designed Multicore RP2




## Renesas-Hitachi-Waseda Low Power 8 core RP2 Developed in 2007 in METI/NEDO project



IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara, "An 8640 MIPS SoC with Independent Power-off Control of 8 CPUs and 8 RAMs by an Automatic Parallelizing Compiler"


# Industry-government-academia collaboration and target applications in Green Computing R&D Center

**Protect lives** 




# Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors

Intel Xeon X5670 2.93GHz 12 core SMP (Hitachi HA8000)



55 times speedup by 64 processors IBM Power 7 64 core SMP

(Hitachi SR16000)

## **OSCAR Parallelizing Compiler**

To improve effective performance, cost-performance and software productivity and reduce power

### **Multigrain Parallelization**

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

### **Data Localization**


Automatic data management for distributed shared memory, cache and local memory

### **Data Transfer Overlapping**


Data transfer overlapping using Data Transfer Controllers (DMAs)

### **Power Reduction**

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.



# Performance of OSCAR Compiler on IBM p6 595 Power6 (4.2GHz) based 32-core SMP Server




#### Compi

- (\*1) Sequential: -O3 -qarch=pwr6, XLF: -O3 -qarch=pwr6 -qsmp=auto, OSCAR: -O3 -qarch=pwr6 -qsmp=noauto
- $(*2) \ Sequential: -O5 q64 qarch = pwr6, XLF: -O5 q64 qarch = pwr6 qsmp = auto, OSCAR: -O5 q64 qarch = pwr6 qsmp = noauto qsmp = noauto$
- (Others) Sequential: -O5 -qarch=pwr6, XLF: -O5 -qarch=pwr6 -qsmp=auto, OSCAR: -O5 -qarch=pwr6 -qsmp=noauto


### **Generation of Coarse Grain Tasks**

### ■Macro-tasks (MTs)


- **▶** Block of Pseudo Assignments (BPA): Basic Block (BB)
- ➤ Repetition Block (RB) : natural loop
- **➤** Subroutine Block (SB): subroutine



# **Earliest Executable Condition Analysis for Coarse**Grain Tasks (Macro-tasks)



# PRIORITY DETERMINATION IN DYNAMIC CP METHOD



### **Earliest Executable Conditions**


EEC: Control dependence + Data Dependence Control dependences show executions of MTs are decided Data dependences show data accessed by MTs are ready MT2 may start execution after MT1 branches to MT2 and MT1 finish execution.

Macrotask No.	Earliest Executable Condition	
<b>1</b>		
2 MT3 may start exec	ution 1 2	
after MT1 branches	to MT3. $\longrightarrow$ (1) 3	
4	2 4 OR (1) 3	
5 MT6 may start execut	ion (4) 5 AND [ 2 4 OR (1) 3 ]	
5 MT6 may start execut 6 after MT3 finish execu	ution or $\longrightarrow$ 3 OR (2) 4	
7 MT2 branches to MT	5 OR (4) 6	
8	(2) 4 OR (1) 3	
9	(8) 9	
10	(8) 10	
11	8 9 OR 8 10	
12	11 <sub>12</sub> AND [ 9 OR (8) <sub>10</sub> ]	
13	11 <sub>13</sub> OR 11 <sub>12</sub>	
14	(8) 9 OR (8) 10	
15	2 15	

### Automatic processor assignment in 103.su2cor


### • Using 14 processors

Coarse grain parallelization within DO400




### MTG of Su2cor-LOOPS-DO400

Coarse grain parallelism PARA\_ALD = 4.3




### **Data-Localization: Loop Aligned Decomposition**

- Decompose multiple loop (Doall and Seq) into CARs and LRs considering inter-loop data dependence.
  - Most data in LR can be passed through LM.
  - LR: Localizable Region, CAR: Commonly Accessed Region



## Inter-loop data dependence analysis in TLG


- Define exit-RB in TLG as Standard-Loop
- Find iterations on which a iteration of Standard-Loop is data dependent
  - e.g. K<sub>th</sub> of RB3 is data-dep on K-1<sub>th</sub>,K<sub>th</sub> of RB2, on K-1<sub>th</sub>,K<sub>th</sub>,K+1<sub>th</sub> of RB1 indirectly.



Example of TLG

## **Decomposition of RBs in TLG**

- Decompose GCIR into DGCIR $p(1 \le p \le n)$ 
  - n: (multiple) num of PCs, DGCIR: Decomposed GCIR
- Generate CAR on which DGCIR<sup>p</sup>&DGCIR<sup>p+1</sup> are data-dep.
- Generate LR on which DGCIR<sup>p</sup> is data-dep.



#### **Data Localization** PE0 PE1 dlg2 dlg3 dlg1 dlg0 **Data Localization Group** A schedule for MTG MTG after Division

two processors

An Example of Data Localization for Spec95 Swim

```
DO 210 J=1,N

    UNEW(1,J) = UNEW(M+1,J)

    VNEW(M+1,J+1) = VNEW(1,J+1)

    PNEW(M+1,J) = PNEW(1,J)


210 CONTINUE
```

```
DO 300 J=1,N

DO 300 I=1,M

UOLD(I,J) = U(I,J)+ALPHA*(UNEW(I,J)-2.*U(I,J)+UOLD(I,J))
VOLD(I,J) = V(I,J)+ALPHA*(VNEW(I,J)-2.*V(I,J)+VOLD(I,J))
POLD(I,J) = P(I,J)+ALPHA*(PNEW(I,J)-2.*P(I,J)+POLD(I,J))
300 CONTINUE
```

(a) An example of target loop group for data localization



(b) Image of alignment of arrays on cache accessed by target loops

same location on cache

# Data Layout for Removing Line Conflict Misses by Array Dimension Padding

Declaration part of arrays in spec95 swim

### before padding


PARAMETER (N1=513, N2=<u>513</u>)

COMMON U(N1,N2), V(N1,N2), P(N1,N2),

- \* UNEW(N1,N2), VNEW(N1,N2),
- 1 PNEW(N1,N2), UOLD(N1,N2),
- \* VOLD(N1,N2), POLD(N1,N2),
- 2 CU(N1,N2), CV(N1,N2),

Box: Access range of DLG0

\* Z(N1,N2), H(N1,N2)




after padding


PARAMETER (N1=513, N2=<u>544</u>)

COMMON U(N1,N2), V(N1,N2), P(N1,N2),

- \* UNEW(N1,N2), VNEW(N1,N2),
- 1 PNEW(N1,N2), UOLD(N1,N2),
- \* VOLD(N1,N2), POLD(N1,N2),
- 2 CU(N1,N2), CV(N1,N2),
- \* Z(N1,N2), H(N1,N2)




### Statement Level Near Fine Grain Task




# Task Graph for FPPPP


Statement level near fine grain parallelism



### Elimination of Redundant Synchronization for Shared Data on Centralized Shared Memory after Static Task Scheduling




## Generated Parallel Machine Code for Near Fine Grain Parallel Processing



### [W-CDMA Base Band Communication]

# Near Fine Grain Parallel Processing of EAICH Detection Program on RP2 Multicore with 4 SH4A cores


- Hadamard transform often used in the signal processing
- Parallel Processing Method
  - Near fine grain parallel processing among statements
  - Static Scheduling



1.62 times speedup for 2cores, 3.45 times speedup for 4 cores for EAICH on RP2.

### **Generated Multigrain Parallelized Code**

(The nested coarse grain task parallelization is realized by only OpenMP



Centralized

# **Code Generation Using OpenMP**

- Compiler generates a parallelized program using OpenMP API
- One time single level thread generation
  - Threads are forked only once at the beginning of a program by OpenMP "PARALLEL SECTIONS" directive
  - Forked threads join only once at the end of program
- Compiler generates codes for each threads using static or dynamic scheduling schemes
- Extension of OpenMP for hierarchical processing is not required

### Multicore Program Development Using OSCAR API V2.0

# **Sequential Application Program in Fortran or C**

(Consumer Electronics, Automobiles, Medical, Scientific computation, etc.)

Homogeneous

Hetero

Manual parallelization / power reduction

#### **Accelerator Compiler/ User**

Add "hint" directives before a loop or a function to specify it is executable by the accelerator with how many clocks

# Waseda OSCAR Parallelizing Compiler

- Coarse grain task parallelization
- Data Localization
- > DMAC data transfer
- Power reduction using DVFS, Clock/ Power gating

Hitachi, Renesas, NEC, Fujitsu, Toshiba, Denso, Olympus, Mitsubishi, Esol, Cats, Gaio, 3 univ. OSCAR API for Homogeneous and/or Heterogeneous Multicores and manycores

Directives for thread generation, memory, data transfer using DMA, power managements

Parallelized API F or C program

Proc0

Code with directives
Thread 0

Proc1

Code with directives
Thread 1

Accelerator 1
Code
Accelerator 2

Code

Low Power
Homogeneous
Multicore Code
Generation

API Analyzer

Existing sequential compiler

Low Power
Heterogeneous
Multicore Code
Generation

API
Analyzer
(Available
from
Waseda)

Existing sequential compiler


Server Code Generation

OpenMP Compiler

OSCAR: Optimally Scheduled Advanced Multiprocessor

API: Application Program Interface

Generation of parallel machine codes using sequential compilers



Homegeneous Multicore s from Vendor A (SMP servers)




various multicores

Heterogeneous Multicores from Vendor B



Shred memory servers


## Parallel Processing of Face Detection on Manycore, Highend and PC Server



• OSCAR compiler gives us 11.55 times speedup for 16 cores against 1 core on SR16000 Power7 highend server.


## Performance on Multicore Server for Latest Cancer Treatment Using Heavy Particle (Proton, Carbon Ion)

327 times speedup on 144 cores




- ➤ Original sequential execution time 2948 sec (50 minutes) using GCC was reduced to 9 sec with 144 cores (327.6 times speedup)
  - > Reduction of treatment cost and reservation waiting period is expected


# 110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000



#### Parallel Processing of JPEG XR Encoder on TILEPro64



## Speedup with 2cores for Engine Crankshaft Handwritten Program on RPX Multi-core Processor







## Model Base Designed Engine Control on V850 Multicore with Denso

Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.


Hard real-time automobile engine control by multicore

C codes generated by MATLAB/Simulink embedded coder are automatically parallelized.





## **OSCAR Compile Flow for Simulink Applications**



Generate C code using Embedded Coder






/\* Model step function \*/ |void VesselExtraction\_step(void) int32\_T i; real\_T u0; for (i = 0; i < 16384; i++) { VesselExtraction\_B.DataTypeConversion[i] = VesselExtraction\_U.In1[i]; /\* End of DataTypeConversion: '<S1>/Data Type Conversion' \*/ /\* Outputs for Atomic SubSystem: '<S1>/2Dfilter' \*/ /\* Constant: '<\$1>/h1' \*/ VesselExtraction\_Dfilter(VesselExtraction\_B.DataTypeConversion, VesselExtraction\_P.hl\_Value, &VesselExtraction\_B.Dfilter, (P\_Dfilter\_VesselExtraction\_T \*)&VesselExtraction\_P.Dfilter); /\* End of Outputs for SubSystem: '<S1>/2Dfilter' \*/ /\* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' \*/ /\* Constant: '<81>/h2' \*/ VesselExtraction\_Dfilter(VesselExtraction\_B.DataTypeConversion, VesselExtraction\_P.h2\_Value, &VesselExtraction\_B.Dfilter1, (P\_Dfilter\_VesseTExtraction\_T \*)&VesseTExtraction\_P.Dfilter1);


#### Simulink model

#### C code



# Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression: <a href="http://www.mathworks.co.jp/jp/help/vision/examples">http://www.mathworks.co.jp/jp/help/vision/examples</a>


Buoy Detection: <a href="http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink">http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink</a>

Color Edge Detection: <a href="http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/">http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/</a>

Vessel Detection: http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/

### **Parallel Processing on Simulink Model**

 The parallelized C code can be embedded to Simulink using C mex API for HILS and SILS implementation.



Call parallelized C code from the S-Function block

### OSCAR API Ver. 2.0 for Homogeneous/Heterogeneous Multicores and Manycores

### List of Directives (22 directives)

- Parallel Execution API
  - parallel sections (\*)
  - flush (\*)
  - critical (\*)
  - execution
- Memoay Mapping API
  - threadprivate (\*)
  - distributedshared
  - onchipshared
- Synchronization API
  - groupbarrier
- Data Transfer API
  - dma transfer
  - dma\_contiguous\_parameter
  - dma stride parameter
  - dma flag check
  - dma\_flag\_send

(\* from OpenMP)


- Power Control API
  - fvcontrol
  - get\_fvstatus
- Timer API
  - get current time
- Accelerator
  - accelerator\_task\_entry
- Cache Control
  - cache writeback
  - cache selfinvalidate
  - complete\_memop
  - noncacheable
  - aligncache

2 hint directives for OSCAR compiler


- accelerator\_task
- oscar comment

from V2.0

### An Image of Static Schedule for Heterogeneous Multicore with Data Transfer Overlapping and Power Control




# 33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X



### Power Reduction by Power Supply, Clock Frequency and Voltage

Control by OSCAR Compiler Frequency and Voltage (DVFS), Clock and Power gating of each cores are scheduled considering the task schedule since the dynamic power proportional to the cube of  $F(F^3)$  and the leakage power (the static power) can be reduced by the power gating (power off).



# An Example of Machine Parameters for the Power Saving Scheme Functions of the multiprocessor

- Frequency of each proc. is changed to several levels
- Voltage is changed together with frequency
- Each proc. can be powered on/off

state	FULL	MID	LOW	OFF
frequency	1	1/2	1 / 4	0
voltage	1	0.87	0.71	0
dynamic energy	1	3 / 4	1/2	0
static power	1	1	1	0


### • State transition overhead

state	FULL	MID	LOW	OFF	state	FULL	MID	LOW	OFF
FULL	0	40k	40k	80k	FULL	0	20	20	40
MID	40k	0	40k	80k	MID	20	0	20	40
LOW	40k	40k	0	80k	LOW	20	20	0	40
OFF	80k	80k	80k	0	OFF	40	40	40	0

delay time [u.t.]

energy overhead [µJ]

## **Power Reduction Scheduling**




A macrotask graph assigned to 3 cores

Realtime scheduling mode
MTs 1,4,7,8 are on Critical Path (CP)

A power schedule for fastest execution mode


- 1) Reduce frequencies (Fs) of MTs on CP considering dead line.
- Reduce Fs of MTs not on CP. Idle: Clock or Power Gating considering overheads.



A power schedule for SPEC95 APPLU for fastest execution mode

Doall6, Loop 10,11,12,13, Doall 17, Loop 18,19, 20, 21 are on CP

### **Low-Power Optimization with OSCAR API**



## Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)


With Power Reduction
by OSCAR Compiler
70% of power reduction

Average: I.76[W] Average: 0.54[W] 2.5 2.5 2 2 Power[W]/Voltage [V] Power [W] / Voltage [V] -Voltage [V] —Voltage [V] —Power [W] —Power [W] 0.5 0.5 200 600 200 400 600 800 1000 400 300 1000 時刻 時刻 1cycle : 33[ms]  $\rightarrow$ 30[fps]

## Automatic Power Reduction for MPEG2 Decode on Android Multicore



ODROID X2 ARM Cortex-A9 4 cores <a href="http://www.youtube.com/channel/UCS43INYEIkC8i\_KIgFZYQBQ">http://www.youtube.com/channel/UCS43INYEIkC8i\_KIgFZYQBQ</a>




- On 3 cores, Automatic Power Reduction control successfully reduced power to 1/7 against without Power Reduction control.
- 3 cores with the compiler power reduction control reduced power to 1/3 against ordinary 1 core execution.

**Power Reduction on Intel Haswell** 

for Real-time Optical Flow For HD 720p(1280x720) moving pictures **Intel CPU Core i7 4770K** 

15fps (Deadline66.6[ms/frame])





Power was reduced to 1/4 (9.6W) by the compiler power optimization on the same 3 cores (41.6W).

Power with 3 core was reduced to 1/3 (9.6W) against 1 core (29.3W).


# Automatic Parallelization of JPEG-XR for Drinkable Inner Camera (Endo Capsule)

10 times more speedup needed after parallelization for 128 cores of Power 7. Less than 35mW power consumption is required.





## OSCAR Vector Multicore and Compiler for Embedded to Severs with OSCAR Technology




#### **Target:**

- Solar Powered
- Compiler power reduction.
- >Fully automatic parallelization and vectorization including local memory management and data transfer.

#### **Vector Accelerator**

#### **Features**

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation by sync flags




#### Function Units [tentative]

- Vector Function Unit
  - 8 double precision ops/clock
  - 64 characters ops/clock
  - · Variable vector register length
  - Chaining LD/ST & Vector pipes
- Scalar Function Unit

#### Registers[tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry

## Fujitsu VPP500/NWT: PE Unit



### **Automatic Local Memory Management**

**Data Localization: Loop Aligned Decomposition** 


- Decomposed loop into LRs and CARs
  - LR (Localizable Region): Data can be passed through LDM
  - CAR (Commonly Accessed Region): Data transfers are

required among processors

**Multi-dimension Decomposition Single dimension Decomposition** DLGO DLG1 DLG2 CAR LR CAR LR LR DO I=1,101  $A(1)=2^{*}1$ DOI=34.35 DOI=67.68 DO I=1.33 DOI=36.66 DOI=69,101 ENDDO DO I=1.33 DO I=1,100 DOI=34.34 B(I)=B(I-1)+A(I)+A(I+1) DOI=35.66 **ENDDO** DO I=67.67 DO I=2,100 DO I=68.100 C(I)=B(I)\*B(I-1)**ENDDO** DO I=2.34 DOI=35.67 DO I=68,100 59


## Adjustable Blocks

- Handling a suitable block size for each application
  - different from a fixed block size in cache




# Multi-dimensional Template Arrays for Improving Readability


- a mapping technique for arrays with varying dimensions
  - each block on LDM corresponds to multiple empty arrays with varying dimensions
  - these arrays have an additional dimension to store the corresponding block number
    - TA[Block#][] for single dimension
    - TA[Block#][][] for double dimension
    - TA[Block#][][][] for triple dimension
    - ...
- LDM are represented as a one dimensional array
  - without Template Arrays, multidimensional arrays have complex index calculations
    - A[i][j][k] -> TA[offset + i' \* L + j' \* M + k']
  - Template Arrays provide readability
    - A[i][j][k] -> TA[Block#][i'][j'][k']



## 8 Core RP2 Chip Block Diagram




## Speedups by the Local Memory Management Compared with Utilizing Shared Memory on Benchmarks Application using RP2



20.12 times speedup for 8cores execution using local memory against sequential execution using off-chip shared memory of RP2 for the AACenc

# Software Coherence Control Method on OSCAR Parallelizing Compiler


- Coarse grain task parallelization with earliest condition analysis (control and data dependency analysis to detect parallelism among coarse grain tasks).
- ➤ OSCAR compiler automatically controls coherence using following simple program restructuring methods:
  - To cope with stale data problems:
    - **◆**Data synchronization by compilers
  - To cope with false sharing problem:
    - **♦**Data Alignment
    - **♦**Array Padding
    - **♦**Non-cacheable Buffer



MTG generated by earliest executable condition analysis

# **Automatic Software Coherent Control for Manycores**

# Performance of Software Coherence Control by OSCAR Compiler on 8-core RP2





## **Future Multicore Products**



#### **Next Generation Automobiles**

- Safer, more comfortable, energy efficient, environment friendly
- Cameras, radar, car2car communication, internet information integrated brake, steering, engine, moter control

#### **Smart phones**



- -From everyday recharging to less than once a week
- Solar powered operation in emergency condition
- Keep health

#### **Advanced medical systems**



## Cancer treatment, Drinkable inner camera

- Emergency solar powered
- No cooling fun, No dust , clean usable inside OP room

## Personal / Regional Supercomputers



## Solar powered with more than 100 times power efficient: FLOPS/W

Regional Disaster Simulators saving lives from tornadoes, localized heavy rain, fires with earth quakes

#### **Summary**

- To get speedup and power reduction on homogeneous and heterogeneous multicore systems, collaboration of architecture and compiler will be more important.
- Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction of scientific applications including "Earthquake Wave Propagation", medical applications including "Cancer Treatment Using Carbon Ion", and "Drinkable Inner Camera", industry application including "Automobile Engine Control", and "Wireless communication Base Band Processing" on various multicores.
  - For example, the automatic parallelization gave us 110 times speedup for "Earthquake Wave Propagation Simulation" on 128 cores of IBM Power 7 against 1 core, 327 times speedup for "Heavy Particle Radiotherapy Cancer Treatment" on 144cores Hitachi Blade Server using Intel Xeon E7-8890, 1.95 times for "Automobile Engine Control" on Renesas 2 cores using SH4A or V850, 55 times for "JPEG-XR Encoding for Capsule Inner Cameras" on Tilera 64 cores Tile64 manycore.
- In automatic power reduction, consumed powers for real-time multi-media applications like Human face detection, H.264, mpeg2 and optical flow were reduced to 1/2 or 1/3 using 3 cores of ARM Cortex A9 and Intel Haswell and 1/4 using Renesas SH4A 8 cores against ordinary single core execution.
- For more speedup and power reduction, we have been developing a new architecture/compiler co-designed multicore with vector accelerator based on vector pipelining with vector registers, chaining, load-store pipeline, advanced DMA controller without need of modification of CPU instruction set.