

OSCAR Automatic Parallelization and Power Reduction Compiler for Homogeneous and Heterogeneous Multicores

Hironori Kasahara

**Professor, Dept. of Computer Science & Engineering
Director, Advanced Multicore Processor Research Institute**

Waseda University, Tokyo, Japan

**IEEE Computer Society Multicore STC Chair
IEEE Computer Society 2015 Election
President Candidate**

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Green Computing Systems R&D Center

Waseda University

Supported by METI (Mar. 2011 Completion)

<R & D Target>

Hardware, Software, Application
for Super Low-Power Manycore
Processors


- More than 64 cores
- Natural air cooling (No fan)
Cool, Compact, Clear, Quiet
- Operational by Solar Panel

<Industry, Government, Academia>

Hitachi, Fujitsu, NEC, Renesas, Olympus,
Toyota, Denso, Mitsubishi, OSCAR Tech.

<Ripple Effect>

- Low CO₂ (Carbon Dioxide) Emissions
- Creation Value Added Products
 - Consumer Electronics, Automobiles,
Servers




Hitachi SR16000:
Power7 128coreSMP
Fujitsu M9000
SPARC VII 256 core SMP



Beside Subway Waseda Station,
Near Waseda Univ. Main Campus

Industry-government-academia collaboration in R&D and target practical applications

Protect lives



OSCAR Parallelizing Compiler

To improve effective performance, cost-performance and software productivity and reduce power

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping



Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Earliest Executable Condition Analysis for Coarse Grain Tasks (Macro-tasks)




MTG of Su2cor-LOOPS-DO400

■ Coarse grain parallelism PARA_ALD = 4.3




Data-Localization: Loop Aligned Decomposition

- Decompose multiple loop (Doall and Seq) into CARs and LR^s considering inter-loop data dependence.
 - Most data in LR can be passed through LM.
 - LR: Localizable Region, CAR: Commonly Accessed Region





Multicore Program Development Using OSCAR API V2.0



Thread Execution Model

```
#pragma omp parallel sections
{
#pragma omp section
    main_vpc0();
#pragma omp section
    main_vpc1();
#pragma omp section
    main_vpc2();
#pragma omp section
    main_vpc3();
}
```



VPC: Virtual Processor Core

Memory Mapping


- Placing variables on an **onchip centralized shared memory (onchipCSM)**
 - `#pragma oscar onchipshared (C)`
 - `!$oscar onchipshared (Fortran)`
- Placing variables on a **local data memory (LDM)**
 - `#pragma omp threadprivate (C)`
 - `!$omp threadprivate (Fortran)`
 - This directive is an extension to OpenMP
- Placing variables on a **distributed shared memory (DSM)**
 - `#pragma oscar distributedshared (C)`
 - `!$oscar distributedshared (Fortran)`

Data Transfer

- Specifying **data transfer lists**
 - `#pragma oscar dma_transfer` (C)
 - `!$oscar dma_transfer` (Fortran)
 - Containing following parameter directives
- Specifying **a contiguous data transfer**
 - `#pragma oscar dma_contiguous_parameter` (C)
 - `!$oscar dma_contiguous_parameter` (Fortran)
- Specifying **a stride data transfer**
 - `#pragma oscar dma_stride_parameter`
 - `!$oscar dma_stride_parameter`
 - This can be used for scatter/gather data transfer
- **Data transfer synchronization**
 - `#pragma oscsar dma_flag_check`
 - `!$oscar dma_flag_check`


Hierarchical Barrier Synchronization

- Specifying a hierarchical group barrier
 - **#pragma oscar group_barrier (C)**
 - **!\$oscar group_barrier (Fortran)**




Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors



Intel Xeon X5670 2.93GHz 12 core SMP (Hitachi HA8000)




55 times speedup by 64 processors

**IBM Power 7 64 core SMP
(Hitachi SR16000)**


110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000 (Power7 Based 128 Core Linux SMP)




9.6 Times Speedup on 12 cores Power 8 against the Sequential Processing for GMS Earthquake Wave Propagation Simulation



- IBM S812L
 - CPU:POWER8
 - 12 cores
 - Clock Frequency 3.026GHz
 - Memory:60GB
 - OS:Redhat Linux 7.1
 - Backend Fortran compiler: IBM xlf 15.1.1
 - Evaluation using medium size input data(12GB)



Performance of OSCAR Compiler on IBM p6 595 Power6 (4.2GHz) based 32-core SMP Server



OpenMP codes generated by OSCAR compiler accelerate IBM XL Fortran for AIX Ver.12.1 about 3.3 times on the average

Compile Option:

(*1) Sequential: -O3 -qarch=pwr6, XLF: -O3 -qarch=pwr6 -qsmp=auto, OSCAR: -O3 -qarch=pwr6 -qsmp=noauto



(*2) Sequential: -O5 -q64 -qarch=pwr6, XLF: -O5 -q64 -qarch=pwr6 -qsmp=auto, OSCAR: -O5 -q64 -qarch=pwr6 -qsmp=noauto

(Others) Sequential: -O5 -qarch=pwr6, XLF: -O5 -qarch=pwr6 -qsmp=auto, OSCAR: -O5 -qarch=pwr6 -qsmp=noauto


Performance of OSCAR Compiler for Fortran Programs on a IBM p550q 8core Deskside Server

- 2.7 times speedup against loop parallelizing compiler on 8 cores

- Loop parallelization
- Multigrain parallelization




Performance for C programs on IBM p5 550Q




**5.8 times speedup against one
processor on average**

Performance of OSCAR Compiler on IBM pSeries690 (Power 4) RegattaH 16 Processors High-end Server




Parallel Processing of Face Detection on Manycore, Highend and PC Server




- OSCAR compiler gives us **11.55 times** speedup for 16 cores against 1 core on SR16000 Power7 highend server.


Speedup with 2cores for Engine Crankshaft Handwritten Program on Renesas RPX Multi-core Processor



Macrotask graph with a lot of conditional branches



Branches are fused to macrotasks for static scheduling




Macrotask graph after task fusion


Grain is too fine (us) for dynamic scheduling.



1.6 times Speed up by 2 cores against 1core



OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder

```
/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataConversion: '<S1>/Data Type Conversion' incorporates:
     * Import: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataConversion: '<S1>/Data Type Conversion' */


    /* Outputs for Atomic SubSystem: '<S1>/2DFilter' */
    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
                             VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
                             (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2DFilter' */


    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
                             VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
                             (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
```

C code

OSCAR Compiler



(1) Generate MTG
→ Parallelism



(2) Generate gantt chart
→ Scheduling in a multicore

```
void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;
    {
        thread_function_001 ( void )
        {
            VesselExtraction_step_PE1 ( );
        }

        oscar_thread_create ( & thr1 ,
                             thread_function_001 , (void*)1 ) ;
        oscar_thread_create ( & thr2 ,
                             thread_function_002 , (void*)2 ) ;
        oscar_thread_create ( & thr3 ,
                             thread_function_003 , (void*)3 ) ;


        VesselExtraction_step_PEO ( );

        oscar_thread_join ( thr1 ) ;
        oscar_thread_join ( thr2 ) ;
        oscar_thread_join ( thr3 ) ;
    }
}
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



■ Intel Xeon E3-1240v3 ■ ARM Cortex A15 ■ Renesas SH-4a


Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>

Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>

Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

OSCAR Heterogeneous Multicore



DTU

- Data Transfer Unit

LPM

- Local Program Memory

LDM

- Local Data Memory

DSM

- Distributed Shared Memory


CSM

- Centralized Shared Memory


FVR

- Frequency/Voltage Control Register

An Image of Static Schedule for Heterogeneous Multi-core with Data Transfer Overlapping and Power Control



33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)



Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)



Without Power Reduction

With Power Reduction
by OSCAR Compiler

70% of power reduction


Average: 1.76[W]

Average: 0.54[W]




1cycle : 33[ms]
→30[fps]

Low-Power Optimization with OSCAR API





Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores




Without Power Control

(Voltage : 1.4V)



With Power Control
(Frequency,
Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)



Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)



73.5% Power Reduction

Low Power High Performance Multicore Computer with Solar Panel

- Clean Energy Autonomous
- Servers operational in deserts



Power on 4 cores ARM CortexA9 with Android


http://www.youtube.com/channel/UCS43INYEkC8i_KIgFZYQBQ

H.264 decoder & Optical Flow (Using 3 cores)



ODROID X2


Samsung Exynos4412 Prime, ARM Cortex-A9 Quad core
1.7GHz~0.2GHz, used by Samsung's Galaxy S3



- On the same 3 cores, the power control reduced the power to $1/5 \sim 1/7$ against no power control.
- The power control reduced the power to $1/2 \sim 1/3$ compared with the ordinary sequential execution on 1 core without power control.

Power Reduction on Intel Haswell 3cores

H.264 decoder & Optical Flow



- The power consumption was reduced to $1/3 \sim 1/4$ by OSCAR power control against no power control on the same 3 processor cores.
- The power reduced to $2/5 \sim 1/3$ by the compiler power control against 1core no power control.





WASEDA UNIVERSITY

Automatic Power Reduction by OSCAR Compiler on Intel Haswell 4 Core Multicore


- Power Consumption for real-time face detection was reduced to 2/5 -

- OSCAR Compiler
- Intel Haswell
- Power Reduction

Parallel processing of face detection program on Intel Haswell 4cores



Parallelization flow of OpenCV face detection program




Power measurement on Intel Haswell board

CPU : Intel Core i7 4770K

Number of core : 4


Clock frequency : 3.5GHz~0.8GHz

Mother board : ASUS H81M-A



Inserting power measurement circuit between PMIC and CPU

OSCAR Vector Multicore with Power Processor Core and Compiler for Embedded to Servers with OSCAR Technology



Target:

- **Solar Powered with compiler power reduction.**
- **Fully automatic parallelization and vectorization including local memory management and data transfer.**

Summary

- OSCAR Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction of scientific applications including medical applications and natural disaster simulation, and real-time applications like Automobile Engine Control and MATLAB/Simulink, and media applications codec and face detection on various homogeneous and heterogeneous multicores.
- In automatic parallelization on Power Architectures:
OSCAR Compiler has been developed on Power architectures like Power 4, 5, 5+, 6, 7 and 8.
 - for “Earthquake Wave Propagation Simulation”, 110 times speedup on 128 cores of IBM Power 7 and 9.6 times speedup on 12 cores IBM Power8 against 1 core,
 - for “Cancer Treatment Using Carbon Ion”, 55 times speedup on 64 cores of IBM Power 7 against 1 core
- In automatic power reduction, consumed powers were reduced to 1/2 or 1/3 using 3 cores on ARM Cortex A9 and Intel Haswell.
- We are planning to realize automatic power reduction using “On-Chip Regulator” on Power Processors with accelerators.