

International Workshop on A Strategic Initiative of Computing: Systems and Applications (SISA): Integrating HPC, Big Data, AI and Beyond

**Integrated Development of Parallelizing and
Power Reducing Compiler and Multicore
Architecture for HPC to Embedded Applications**

Hironori Kasahara

Professor, Dept. of Computer Science & Engineering

Director, Advanced Multicore Processor Research Institute

Waseda University (早稲田大学), Tokyo, Japan

IEEE Computer Society


President Elect 2017, President 2018

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Waseda Univ. Green Computing R&D Center, Jan. 18, 2017

Multicores for Performance and Low Power

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers (“K” more than 10MW) .



IEEE ISSCC08: Paper No. 4.5,
M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with
Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic
Parallelizing Compiler”

$$\text{Power} \propto \text{Frequency} * \text{Voltage}^2$$

(Voltage \propto Frequency)

➔ Power \propto Frequency³


If Frequency is reduced to 1/4
(Ex. 4GHz \rightarrow 1GHz),
Power is reduced to 1/64 and
Performance falls down to 1/4 .

<Multicores>


If 8cores are integrated on a chip,
Power is still 1/8 and
Performance becomes 2 times .



Earthquake Simulation “GMS” on Fujitsu M9000 Sparc CC-NUMA Server




■ original (sun studio) ■ proposed method



With 128 cores, OSCAR compiler gave us 100 times speedup against 1 core execution and 211 times speedup against 1 core using Sun (Oracle) Studio compiler.


Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores



Without Power
Control

(Voltage : 1.4V)




Avg. Power
5.73 [W]

73.5% Power Reduction



With Power Control
(Frequency,
Resume Standby:


Power shutdown &
Voltage lowering 1.4V-1.0V)



Avg. Power
1.52 [W]

Renesas-Hitachi-Waseda Low Power 8 core RP2

Developed in 2007 in METI/NEDO project



Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm ² (10.61mm x 9.88mm)
CPU Core Size	6.6mm ² (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)

**IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic Parallelizing Compiler”**

Demo of NEDO Multicore for Real Time Consumer Electronics at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

CSTP Members

Prime Minister:

Mr. Y. FUKUDA

**Minister of State for
Science, Technology
and Innovation
Policy:**

Mr. F. KISHIDA

**Chief Cabinet
Secretary:**

Mr. N. MACHIMURA

**Minister of Internal
Affairs and
Communications :**

Mr. H. MASUDA

Minister of Finance :

Mr. F. NUKAGA



**Minister of
Education, Culture,
Sports, Science and
Technology:**

Mr. K. TOKAI

**Minister of
Economy, Trade and
Industry:**

Mr. A. AMARI

Earliest Executable Condition Analysis for Coarse Grain Tasks (Macro-tasks)



OSCAR Parallelizing Compiler

To improve **effective performance**, **cost-performance** and **software productivity** and **reduce power**

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping

Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction


Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Data Localization: Loop Aligned Decomposition

- Decomposed loop into LRs and CARs
 - LR (Localizable Region): Data can be passed through LDM
 - CAR (Commonly Accessed Region): Data transfers are required among processors



Single dimension Decomposition



Multi-dimension Decomposition



Data Localization




■ Data Localization Group

PE0	PE1
12	1
2	3
6	7
4	14
8	18
15	5
19	9
25	11
29	10
13	16
17	20
22	26
21	30
23	24
27	28
	32
	31

A schedule for two processors


Local Memory Management Using Adjustable Blocks

- Decide a suitable block size for each application
 - different from fixed block sizes like in cache
 - each block can be divided into smaller blocks with integer divisible size to handle small arrays and scalar variables



Multi-dimensional Template Arrays for Improving Readability


- a mapping technique for arrays with varying dimensions
 - each block on LDM corresponds to multiple empty arrays with varying dimensions
 - these arrays have an additional dimension to store the corresponding block number
 - $TA[Block\#][\]$ for single dimension
 - $TA[Block\#][\][\]$ for double dimension
 - $TA[Block\#][\][\][\]$ for triple dimension
 - ...
- LDM are represented as a one dimensional array
 - without Template Arrays, multi-dimensional arrays have complex index calculations
 - $A[i][j][k] \rightarrow TA[offset + i' * L + j' * M + k']$
 - Template Arrays provide readability
 - $A[i][j][k] \rightarrow TA[Block\#][i'][j'][k']$



Block Replacement


- Appropriate memory blocks considering schedules are replaced
 - Dead, live and reuse information of each block is used.
 - Different from LRU using past information, this method uses future information available from static schedule.
- Block Replacement Priority
 1. Dead Block (Variables) that will not be accessed later.
 2. Live Blocks that are accessed only by the other cores.
 3. Live Block that will be accessed by the current core latest.
 4. Live Block that will be accessed by the current core soon and data transfer overhead can be hidden by DMA overlapped transfer.

Multicore Program Development Using OSCAR API V2.0




Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors

**Intel Xeon X5670 2.93GHz 12
core SMP (Hitachi HA8000)**



55 times speedup by 64 processors

**IBM Power 7 64 core SMP
(Hitachi SR16000)**





Engine Control by multicore with Denso


Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.



Hard real-time
automobile engine
control by multicore




OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder



```
/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataTypeConversion: '<S1>/Data Type Conversion' incorporates:
     * Import: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataTypeConversion: '<S1>/Data Type Conversion' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */

    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);


    /* End of Outputs for SubSystem: '<S1>/2Dfilter' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */

    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
```


C code

OSCAR Compiler



(1) Generate MTG
→ Parallelism

(2) Generate gantt chart
→ Scheduling in a multicore



```
void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;

    void thread_function_001 ( void )
    {
        VesselExtraction_step_PE1 ( ) ;
    }

    oscar_thread_create ( & thr1 ,
        thread_function_001 , (void*)1 ) ;
    oscar_thread_create ( & thr2 ,
        thread_function_002 , (void*)2 ) ;
    oscar_thread_create ( & thr3 ,
        thread_function_003 , (void*)3 ) ;


    VesselExtraction_step_PEO ( ) ;

    oscar_thread_join ( thr1 ) ;
    oscar_thread_join ( thr2 ) ;
    oscar_thread_join ( thr3 ) ;
}
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)




Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>

Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>


Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000 (Power7 Based 128 Core Linux SMP)




Automatic Parallelization of Still Image Encoding Using JPEG-XR for the Next Generation Cameras and Drinkable Inner Camera

TILEPro64




Speed-ups on TILEPro64 Manycore




55 times speedup with 64 cores
against 1 core

Parallel Processing of Face Detection on Manycore, Highend and PC Server



- OSCAR compiler gives us **11.55 times** speedup for 16 cores against 1 core on SR16000 Power7 highend server.

OSCAR Heterogeneous Multicore



DTU

- Data Transfer Unit

LPM

- Local Program Memory

LDM

- Local Data Memory

DSM

- Distributed Shared Memory


CSM

- Centralized Shared Memory

FVR


- Frequency/Voltage Control Register

An Image of Static Schedule for Heterogeneous Multi-core with Data Transfer Overlapping and Power Control



33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

111[fps]





Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

Without Power Reduction

**With Power Reduction
by OSCAR Compiler**
70% of power reduction


Average: 1.76[W]

Average: 0.54[W]



**1cycle : 33[ms]
→30[fps]**


Low-Power Optimization with OSCAR API



Automatic Power Reduction for MPEG2 Decode on Android Multicore

ODROID X2 ARM Cortex-A9 4 cores

http://www.youtube.com/channel/UCS43INYEIkC8i_KIgFZYQBQ





- On 3 cores, Automatic Power Reduction control successfully reduced power to 1/7 against without Power Reduction control.
- 3 cores with the compiler power reduction control reduced power to 1/3 against ordinary 1 core execution.

Power Reduction on Intel Haswell for Real-time Optical Flow

Intel CPU Core i7 4770K

For HD 720p(1280x720) moving pictures
15fps (Deadline 66.6[ms/frame])



Power was reduced to **1/4 (9.6W)** by the compiler power optimization **on the same 3 cores (41.6W)**.

Power with 3 core was reduced to **1/3 (9.6W)** against **1 core (29.3W)**.



Power Reduction of Face Recognition on Intel Haswell 3 cores by OSCAR Compiler

- Reduced Power to 2/5 on Intel-

Kasahara & Kimura Lab, Waseda University, TOKYO

<http://www.kasahara.cs.waseda.ac.jp>

- OSCAR Compiler
- Intel Haswell
- Power Reduction



Measuring Environment

CPU : Intel Core i7 4770K


No. of Cores : 4

Frequency : 3.5GHz~0.8GHz

Motherboard : ASUS H81M-A




Measuring current
from CPU power
source




Speedup and Power reduction on Intel Haswell 3 Cores

Speedup at Fastest Execution Mode



Average Power Consumption at Power Reduction Mode



OSCAR Technology




Started up on Feb.28, 2013:

Licensing the all patents and OSCAR compiler from Waseda Univ.



CEO: Dr. T. Ono (Ex- CEO of First Section-listed Company,
VP of National Univ., Invited Prof. of Waseda U.)
Executives: Mr. T. Ito (Visiting Prof. Tokyo Agricult. and Eng. U.)
Prof. K. Shirai (Ex-President of Waseda U
Chairman of Japanese Open Univ.)
CTO: Mr. M. Takamura (Ex-Fellow Fujitsu Lab.,
Fujitsu VPP500, 5000 & NWT Development Leader)
Mr. K. Ashida (Ex-VP Sumitomo Trading,
Ashida Consult. CEO, A leader of Business World
Auditor: Dr. S. Matsuda (Prof. Emeritus Waseda U.
Ex-President Ventures and Entrepreneurs Society)
Advisors: Dr. T. Sato (Patent Attorney, Ex-President of
Patent Attorneys Assoc., Gov. IP Committee)
Ms. K. Ishiguro (Lawyer, Supreme Court Trainer)
Mr. A. Fukuda (Leader of Alumni Assoc.)
Prof. K. Kimura (Waseda Univ.)
Prof. H. Kasahara (Waseda Univ.)

Fujitsu VPP5000




CMOS LSI
Copyright 2008 FUJITSU LIMITED

51

OSCAR TECHNOLOGY CORPORATION

OSCAR Vector Multicore and Compiler for Embedded to Servers with OSCAR Technology



Target:


- **Solar Powered with compiler power reduction.**
- **Fully automatic parallelization and vectorization including local memory management and data transfer.**



Vector Accelerator

Features

- **Attachable for any CPUs (Intel, ARM, IBM)**
- **Data driven initiation by sync flags**



Function Units [tentative]

- **Vector Function Unit**
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - Variable vector register length
 - Chaining LD/ST & Vector pipes
- **Scalar Function Unit**

Registers[tentative]

- **Vector Register 256Bytes/entry, 32entry**
- **Scalar Register 8Bytes/entry**
- **Floating Point Register 8Bytes/entry**
- **Mask Register 32Bytes/entry**

Summary

- Waseda University Green Computing Systems R&D Center supported by METI has been researching on low-power high performance Green Multicore hardware, software and application with government and industry including Hitachi, Fujitsu, NEC, Renesas, Denso, Toyota, Olympus and OSCAR Technology.
- OSCAR Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction of scientific applications including “Earthquake Wave Propagation”, medical applications including “Cancer Treatment Using Carbon Ion”, and “Drinkable Inner Camera”, industry application including “Automobile Engine Control”, “Smartphone”, and “Wireless communication Base Band Processing” on various multicores from different vendors including Intel, ARM, IBM, AMD, Qualcomm, Freescale, Renesas and Fujitsu.
- In automatic parallelization, 110 times speedup for “Earthquake Wave Propagation Simulation” on 128 cores of IBM Power 7 against 1 core, 55 times speedup for “Carbon Ion Radiotherapy Cancer Treatment” on 64cores IBM Power7, 1.95 times for “Automobile Engine Control” on Renesas 2 cores using SH4A or V850, 55 times for “JPEG-XR Encoding for Capsule Inner Cameras” on Tiler 64 cores Tile64 manycore.
 - The compiler will be available on market from OSCAR Technology.
- In automatic power reduction, consumed powers for real-time multi-media applications like Human face detection, H.264, mpeg2 and optical flow were reduced to 1/2 or 1/3 using 3 cores of ARM Cortex A9 and Intel Haswell and 1/4 using Renesas SH4A 8 cores against ordinary single core execution.

Fujitsu VPP500/NWT: PE Unit

