

OSCAR Parallelizing and Power Reducing Compiler for Multicores

Hironori Kasahara

**Professor, Dept. of Computer Science & Engineering
Director, Advanced Multicore Processor Research Institute**

Waseda University, Tokyo, Japan

IEEE Computer Society President Candidate 2015

IEEE Computer Society Multicore STC Chair

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Green Computing Systems R&D Center

Waseda University

Supported by METI (Mar. 2011 Completion)

<R & D Target>

**Hardware, Software, Application
for Super Low-Power Manycore
Processors**


- More than 64 cores
- Natural air cooling (No fan)
Cool, Compact, Clear, Quiet
- Operational by Solar Panel

<Industry, Government, Academia>

Hitachi, Fujitsu, NEC, Renesas, Olympus,
Toyota, Denso, Mitsubishi, Toshiba, etc

<Ripple Effect>

- Low CO₂ (Carbon Dioxide) Emissions
- Creation Value Added Products
 - Consumer Electronics, Automobiles,
Servers




Hitachi SR16000:
Power7 128coreSMP
Fujitsu M9000
SPARC VII 256 core SMP



Beside Subway Waseda Station,
Near Waseda Univ. Main Campus


Industry-government-academia collaboration in R&D and target practical applications

Protect lives



Renesas-Hitachi-Waseda Low Power 8 core RP2


Developed in 2007 in METI/NEDO project



Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm ² (10.61mm x 9.88mm)
CPU Core Size	6.6mm ² (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)

**IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic Parallelizing Compiler”**

8 Core RP2 Chip Block Diagram



LCPG: Local clock pulse generator


PCR: Power Control Register

CCN/BAR: Cache controller/Barrier Register

URAM: User RAM (Distributed Shared Memory)



Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores




Without Power Control

(Voltage : 1.4V)



With Power Control
(Frequency,

Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)



73.5% Power Reduction

Demo of NEDO Multicore for Real Time Consumer Electronics at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

CSTP Members

Prime Minister:
Mr. Y. FUKUDA

**Minister of State for
Science, Technology
and Innovation
Policy:**

Mr. F. KISHIDA

**Chief Cabinet
Secretary:**

Mr. N. MACHIMURA

**Minister of Internal
Affairs and
Communications :**

Mr. H. MASUDA

Minister of Finance :

Mr. F. NUKAGA

**Minister of
Education, Culture,
Sports, Science and
Technology:**

Mr. K. TOKAI

**Minister of
Economy, Trade and
Industry:**

Mr. A. AMARI

OSCAR Parallelizing Compiler

To improve effective performance, cost-performance and software productivity and reduce power

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping


Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Multicore Program Development Using OSCAR API V2.0




Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors

Intel Xeon X5670 2.93GHz 12
core SMP (Hitachi HA8000)



55 times speedup by 64 processors

IBM Power 7 64 core SMP
(Hitachi SR16000)




Engine Control by multicore with Denso

Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.



Hard real-time
automobile engine
control by multicore




1.95

1
1 core 逐次

2 cores 並列化

OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder

```
/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataConversion: '<S1>/Data Type Conversion' incorporates:
     * Import: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataConversion: '<S1>/Data Type Conversion' */


    /* Outputs for Atomic SubSystem: '<S1>/2DFilter' */
    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
                             VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
                             (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2DFilter' */


    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
                             VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
                             (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
```

C code

OSCAR Compiler



(1) Generate MTG
→ Parallelism



(2) Generate gantt chart
→ Scheduling in a multicore

```
void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;
    {
        thread_function_001 ( void )
        {
            VesselExtraction_step_PE1 ( );
        }

        oscar_thread_create ( & thr1 ,
                             thread_function_001 , (void*)1 ) ;
        oscar_thread_create ( & thr2 ,
                             thread_function_002 , (void*)2 ) ;
        oscar_thread_create ( & thr3 ,
                             thread_function_003 , (void*)3 ) ;


        VesselExtraction_step_PEO ( );

        oscar_thread_join ( thr1 ) ;
        oscar_thread_join ( thr2 ) ;
        oscar_thread_join ( thr3 ) ;
    }
}
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



■ Intel Xeon E3-1240v3 ■ ARM Cortex A15 ■ Renesas SH-4a

Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>


Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>

Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

Parallel Processing on Simulink Model

- The parallelized C code can be embedded to Simulink using C mex API for HILS and SILS implementation.




OSCAR Compiler Accelerates Various Multicores' Performance Several Times Including Intel and IBM

On Intel Quad-core Xeon

On Intel 4core
Multicore, Compared
with Intel Compiler


2.1 times
Speedup




On IBM Power Servers, such as
Power 4, 5, 6(4.2GHz), 7 and later

On IBM P6 595
Server, Compared
with IBM Compiler

3.3 times
Speedup



Performance of OSCAR Compiler on Intel Core i7 Notebook PC




- OSCAR Compiler accelerate Intel Compiler about **2.0 times** on average

Parallelization of 2D Rendering Engine SKIA on 3 cores of Google NEXUS7


http://www.youtube.com/channel/UCS43INYElkC8i_KIgFZYQBQ



DrawRect : FPS





DrawImage : FPS



On Nexus7, 3 core parallelization gave us



for DrawRect **1.91 speedup**
for DrawImage **1.95 speedup**

110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000 (Power7 Based 128 Core Linux SMP)




Automatic Parallelization of Still Image Encoding Using JPEG-XR for the Next Generation Cameras and Drinkable Inner Camera

■ TILEPro64



55 times speedup with 64 cores
against 1 core


Parallel Processing of Face Detection on Manycore, Highend and PC Server



- OSCAR compiler gives us **11.55 times** speedup for 16 cores against 1 core on SR16000 Power7 highend server.

33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X

(Optical Flow with a hand-tuned library)



Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)


Without Power Reduction

With Power Reduction
by OSCAR Compiler


70% of power reduction

Average: 1.76[W]

Average: 0.54[W]




1cycle : 33[ms]
→30[fps]



1cycle : 30[ms]

Low-Power Optimization with OSCAR API




Automatic Power Reduction for MPEG2 Decode on Android Multicore



ODROID X2 ARM Cortex-A9 4 cores

http://www.youtube.com/channel/UCS43INYElkC8i_KIgFZYQBQ



- On 3 cores, Automatic Power Reduction control successfully reduced power to **1/7** against without Power Reduction control.
- 3 cores with the compiler power reduction control reduced power to **1/3** against ordinary 1 core execution.


Power Reduction on Intel Haswell for Real-time Optical Flow

Intel CPU Core i7 4770K

For HD 720p(1280x720) moving pictures
15fps (Deadline66.6[ms/frame])



■ without power control ■ with power control






WASEDA UNIVERSITY


OSCARコンパイラによるHaswellマルチコア上での自動低消費電力化(Intel 4コア) - 消費電力を2/5に削減 -

- OSCAR Compiler
- Intel Haswell
- 低消費電力化


Intel Haswell 4コア上で顔認識プログラム並列化



最速実行処理時の速度向上率



顔認識プログラムの並列処理



Intel Haswell 4コアの電力測定


CPU : Intel Core i7 4770k
コア数 : 4
周波数 : 3.5GHz~0.8GHz
マザーボード : ASUS H81M-A




PMICとCPU間に
電力測定回路を作成

Performance of OSCAR Compiler Software Coherence Control

- Faster or Equal Processing Performance up to 4cores with hardware coherent mechanism on RP2.
- Software Coherence gives us correct execution without hardware coherence mechanism on 8 cores.



OSCAR Vector Multicore and Compiler for Embedded to Servers with OSCAR Technology



Target:

- **Solar Powered with compiler power reduction.**
- **Fully automatic parallelization and vectorization including local memory management and data transfer.**



Future Multicore Products



Next Generation Automobiles

- Safer, more comfortable, energy efficient, environment friendly
- Cameras, radar, car2car communication, internet information integrated brake, steering, engine, motor control

Smart phones



- From everyday recharging to less than once a week
- Solar powered operation in emergency condition
- Keep health

Advanced medical systems



Cancer treatment, Drinkable inner camera

- Emergency solar powered
- No cooling fun, No dust , clean usable inside OP room



Personal / Regional Supercomputers



Solar powered with more than 100 times power efficient : FLOPS/W

- Regional Disaster Simulators saving lives from tornadoes, localized heavy rain, fires with earth quakes

Summary

- Waseda University Green Computing Systems R&D Center supported by METI has been researching on low-power high performance Green Multicore hardware, software and application with government and industry including Hitachi, Fujitsu, NEC, Renesas, Denso, Toyota, Olympus and OSCAR Technology.
- OSCAR Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction of scientific applications including “Earthquake Wave Propagation”, medical applications including “Cancer Treatment Using Carbon Ion”, and “Drinkable Inner Camera”, industry application including “Automobile Engine Control”, “Smartphone”, and “Wireless communication Base Band Processing” on various multicores from different vendors including Intel, ARM, IBM, AMD, Qualcomm, Freescale, Renesas and Fujitsu.
- In automatic parallelization, 110 times speedup for “Earthquake Wave Propagation Simulation” on 128 cores of IBM Power 7 against 1 core, 55 times speedup for “Carbon Ion Radiotherapy Cancer Treatment” on 64cores IBM Power7, 1.95 times for “Automobile Engine Control” on Renesas 2 cores using SH4A or V850, 55 times for “JPEG-XR Encoding for Capsule Inner Cameras” on Tilera 64 cores Tile64 manycore.
 - The compiler will be available on market from OSCAR Technology.
- In automatic power reduction, consumed powers for real-time multi-media applications like Human face detection, H.264, mpeg2 and optical flow were reduced to 1/2 or 1/3 using 3 cores of ARM Cortex A9 and Intel Haswell and ³⁰ 1/4 using Renesas SH4A 8 cores against ordinary single core execution.