

Multi-core API & Compiler Technology

Hironori Kasahara & Jun Shirako


**Department of Computer Science & Engineering
Advanced Multicore Processor Research Institute**

Waseda University, Tokyo, Japan

<http://www.kasahara.cs.waseda.ac.jp>


**2009 VAIL Computer Elements Workshop June 21-24,
2009 IEEE Computer Society**

Multi-core Everywhere



OSCAR Type Multi-core Chip by Renesas in METI/NEDO Multicore for Real-time Consumer Electronics Project (Leader: Prof.Kasahara)

BlueGene/P



Multi-core from embedded to supercomputers

➤ Consumer Electronics (Embedded)

Mobile Phone, Game, Digital TV, Car Navigation, DVD, Camera,

IBM/ Sony/ Toshiba Cell, Fujitsu FR1000,
NEC/ARMMPCore&MP211, Panasonic Uniphier,
Renesas SH multi-core(4 core RP1, 8 core RP2)
Tilera Tile64, SPI Storm-1(16 VLIW cores)

➤ PCs, Servers

Intel Quad Xeon, Core 2 Quad, Montvale, Nehalem(8core),
80 core, Larrabee(32core)
AMD Quad Core Opteron, Phenom

➤ WSs, Deskside & Highend Servers

IBM Power4,5,5+,6 Sun Niagara(SparcT1,T2), Rock

➤ Supercomputers

Earth Simulator:**40TFLOPS**, 2002, 5120 vector proc.
IBM Blue Gene/L: **360TFLOPS**, 2005, Low power CMP d
128K processor chips, BG/Q :**20PFLOPS**.2011,
BlueWaters: Effective 1PFLOPS, July2011,NCSA UIUC

High quality application software, Productivity, Cost performance, Low power consumption are important

Ex, Mobile phones, Games

Compiler cooperated multi-core processors are promising to realize the above futures

Parallelization for Multicores

- **A new era of mainstream parallel processing**
 - High performance, power efficiency and productivity on multicore processors with **increasing # cores**
 - **Software must be redesigned for multicore parallelism**
 - As was done for vector and cluster parallelism
- **Who parallelizes the program?**
 - **Parallelization by programmers**
 - New programming model/languages for improved productivity
 - Cilk, Chapel, X10, Fortress, **Habanero (at Rice U)**
 - Programmers express *ideal parallelism*, compilers and runtime systems extract *useful parallelism* for target multicores
 - **Parallelization by compilers**
 - Normal sequential languages
 - Fortran, C (with some restriction), etc.
 - Automatic parallelizing compilers
 - **Parallelizing compiler and multicore API developed in METI/NEDO Japanese national project**

MET/NEDO National Project

Multi-core for Real-time Consumer Electronics

<Goal> R&D of compiler cooperative multi-core processor technology for consumer electronics like Mobile phones, Games, DVD, Digital TV, Car navigation systems.


<Period> From July 2005 to March 2008

<Features> **Good cost performance**

- Short hardware and software development periods
- Low power consumption
- Scalable performance improvement with the advancement of semiconductor
- Use of the same parallelizing compiler for multi-cores from different vendors using newly developed API

API: Application Programming Interface

(2005.7~2008.3) **




開発マルチコアチップは情報家電へ



**Hitachi, Renesas, Fujitsu, Toshiba, Panasonic, NEC

OSCAR Multi-Core Architecture



CSM: central shared mem.

DSM: distributed shared mem.


DTC: Data Transfer Controller

LDM : local data mem.

LPM : local program mem.

FVR: frequency / voltage control register

Renesas-Hitachi-Waseda 8 core RP2 Chip Photo and Specifications



Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm ² (10.61mm x 9.88mm)
CPU Core Size	6.6mm ² (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)


IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara, “An 8640 MIPS SoC with Independent Power-off Control of 8 CPUs and 8 RAMs by an Automatic Parallelizing Compiler”

OSCAR Parallelizing Compiler

- **Improve effective performance, cost-performance and productivity and reduce consumed power**
 - **Multigrain Parallelization**
 - Exploitation of parallelism from the whole program by use of **coarse-grain task parallelism** among loops and subroutines, **near fine grain parallelism** among statements in addition to **loop parallelism**
 - **Data Localization**
 - Automatic data distribution for distributed shared memory, cache and local memory on multiprocessor systems.
 - **Data Transfer Overlapping**
 - Data transfer overhead hiding by overlapping task execution and data transfer using DMA or data pre-fetching
 - **Power Reduction**
 - Reduction of consumed power by compiler control of frequency, voltage and power shut down with hardware supports.

OSCAR Multigrain Parallelizing Compiler


- **Automatic Parallelization**
 - Multigrain Parallel Processing
 - Data Localization
 - Data transfer Overlapping
 - Compiler Controlled Power Saving Scheme
- **Compiler cooperative Multi-core architecture**
 - OSCAR Multi-core Architecture
 - OSCAR Heterogeneous Multiprocessor Architecture
- **Commercial SMP machines**





Generation of coarse grain tasks

■ Macro-tasks (MTs)

- **Block of Pseudo Assignments (BPA): Basic Block (BB)**
- **Repetition Block (RB) : natural loop**
- **Subroutine Block (SB): subroutine**




Earliest Executable Condition Analysis for coarse grain tasks (Macro-tasks)



MTG of Su2cor-LOOPS-DO400


- Coarse grain parallelism $\text{PARA_ALD} = 4.3$




■ DOALL ■ Sequential LOOP ■ SB ■ BB

Data-Localization Loop Aligned Decomposition


- Decompose multiple loops (Doall and Seq) into **CARs** and **LRs** considering inter-loop data dependence.
 - Most data in **LR** can be passed through LM.
 - LR**: Localizable Region, **CAR**: Commonly Accessed Region



Data Localization



MTG



Data Localization Group

MTG after Division



PE0	PE1
12	1
2	3
6	7
4	14
8	18
15	5
19	9
25	11
29	10
13	16
17	20
22	26
21	30
23	24
27	28
	32
	31

A schedule for two processors


Power Reduction by Dynamic Voltage Frequency Control and Power Shutdown Control

- Shortest execution time mode


Ordinary scheduled results



FV control




Power control




- Realtime processing mode with dead line constraints


Ordinary scheduled results



FV control



Power control



An Example of Machine Parameters for the Power Saving Scheme

- **Functions of the multiprocessor**

- Frequency of each proc. is changed to several levels
- Voltage is changed together with frequency
- Each proc. can be powered on/off

state	FULL	MID	LOW	OFF
frequency	1	1 / 2	1 / 4	0
voltage	1	0.87	0.71	0
dynamic energy	1	3 / 4	1 / 2	0
static power	1	1	1	0

- **State transition overhead**

state	FULL	MID	LOW	OFF
FULL	0	40k	40k	80k
MID	40k	0	40k	80k
LOW	40k	40k	0	80k
OFF	80k	80k	80k	0

delay time [u.t.]


state	FULL	MID	LOW	OFF
FULL	0	20	20	40
MID	20	0	20	40
LOW	20	20	0	40
OFF	40	40	40	0

energy overhead [μ J]


Image of Generated Multigrain Parallelized Code using the developed Multicore API

(The API is compatible with OpenMP)

Centralized scheduling code



Compilation Flow Using OSCAR Multicore API



OSCAR API



- Targeting mainly realtime consumer electronics devices
 - embedded computing
 - various kinds of memory architecture
 - SMP, local memory, distributed shared memory, ...
- Developed with Japanese companies
 - Fujitsu, Hitachi, NEC, Toshiba, Panasonic, Renesas
 - Supported by METI/NEDO
- Based on the subset of OpenMP
 - very popular parallel processing API
 - shared memory programming model
- Six Categories
 - Parallel Execution
 - Memory Mapping
 - Data Transfer
 - Power Control
 - Timer
 - Synchronization

Parallel Execution

- Start of parallel execution
 - #pragma omp parallel sections (C)
 - !\$omp parallel sections (Fortran)
- Specifying critical section
 - #pragma omp critical (C)
 - !\$omp critical (Fortran)
- Enforcing an order of the memory operations
 - #pragma omp flush (C)
 - !\$omp flush (Fortran)
- These are from OpenMP.

Thread Execution Model

```
#pragma omp parallel sections  
{  
#pragma omp section  
main_vpc0();  
#pragma omp section  
main_vpc1();  
#pragma omp section  
main_vpc2();  
#pragma omp section  
main_vpc3();  
}
```



VPC: Virtual Processor Core

Memory Mapping

- Placing variables on an onchip centralized shared memory (onchipCSM)
 - `#pragma oscar onchipshared (C)`
 - `!$oscar onchipshared (Fortran)`
- Placing variables on a local data memory (LDM)
 - `#pragma omp threadprivate (C)`
 - `!$omp threadprivate (Fortran)`
 - This directive is an extension to OpenMP
- Placing variables on a distributed shared memory (DSM)
 - `#pragma oscar distributedshared (C)`
 - `!$oscar distributedshared (Fortran)`

Data Transfer

- Specifying data transfer lists
 - #pragma oscar dma_transfer (C)
 - !\$oscar dma_transfer (Fortran)
 - Containing following parameter directives
- Specifying a contiguous data transfer
 - #pragma oscar dma_contiguous_parameter (C)
 - !\$oscar dma_contiguous_parameter (Fortran)
- Specifying a stride data transfer
 - #pragma oscar dma_stride_parameter
 - !\$oscar dma_stride_parameter
 - This can be used for scatter/gather data transfer
- Data transfer synchronization
 - #pragma oscar dma_flag_check
 - !\$oscar dma_flag_check

Power Control


- Making a module into specifying frequency and voltage state

- `#pragma oscar fvcontrol (C)`

- `!$oscar fvcontrol (Fortran)`

- state examples

- 100: max frequency
- 50: half frequency
- 0: clock off
- -1: power off



- Getting a frequency and voltage state of a module

- `#pragma oscar get_fvstatus (C)`


- `!$oscar get_fvstatus (Fortran)`

Timer


- Getting an elapsed wall clock time in microseconds
 - `#pragma oscar get_current_time (C)`
 - `!$oscar get_current_time (Fortran)`
- For realtime execution

Synchronization

- Specifying a hierarchical group barrier
 - #pragma oscar group_barrier (C)
 - !\$oscar group_barrier (Fortran)



Performance of OSCAR Compiler on IBM p6 595 Power6 (4.2GHz) based 32-core SMP Server



OpenMP codes generated by OSCAR compiler accelerate IBM XL Fortran for AIX Ver.12.1 by **3.3 times on the average**


Compile Option:

(*1) Sequential: -O3 -qarch=pwr6, XLF: -O3 -qarch=pwr6 -qsmp=auto, OSCAR: -O3 -qarch=pwr6 -qsmp=noauto

(*2) Sequential: -O5 -q64 -qarch=pwr6, XLF: -O5 -q64 -qarch=pwr6 -qsmp=auto, OSCAR: -O5 -q64 -qarch=pwr6 -qsmp=noauto


(Others) Sequential: -O5 -qarch=pwr6, XLF: -O5 -qarch=pwr6 -qsmp=auto, OSCAR: -O5 -qarch=pwr6 -qsmp=noauto

Performance of OSCAR Compiler Using the Multicore API on Intel Quad-core Xeon




- **OSCAR Compiler accelerate Intel Compiler ver.10.1 by 2.1 times on the average**

Performance of OSCAR compiler on 16 cores SGI Altix 450 Montvale server




- **OSCAR Compiler accelerate Intel Fortran Itanium Compiler revision 10.1 by 2.3 times on the average**

Performance of OSCAR compiler on NEC NaviEngine(ARM-NEC MPcore)



- **OSCAR compiler gave us 3.43 times speedup against 1 core on ARM/NEC MPCore with 4 ARM 400MHz cores**

Chip Overview




SH4A Multicore SoC Chip

Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	97.6mm ² (9.88mm x 9.88mm)
Supply Voltage	1.0V (internal), 1.8/3.3V (I/O)
Power Consumption	0.6 mW/MHz/CPU @ 600MHz (90nm G)
Clock Frequency	600MHz
CPU Performance	4320 MIPS (Dhrystone 2.1)
FPU Performance	16.8 GFLOPS
I/D Cache	32KB 4way set-associative (each)
ILRAM/OLRAM	8KB/16KB (each CPU)
URAM	128KB (each CPU)
Package	FCBGA 554pin, 29mm x 29mm

ISSCC07 Paper No.5.3, Y. Yoshida, et al., "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption"


Performance of OSCAR Compiler Using the Developed API on 4 core (SH4A) OSCAR Type Multicore



3.31 times speedup on the average for 4cores against 1core



Fujitsu FR-1000 Multicore Processor

FR-V Multi-core Processor




Fast I/O Bus

- Memory Bus: 64bit x 2ch / 266MHz
- System Bus: 64bit / 178MHz




Performance of OSCAR Compiler Using the multicore API on Fujitsu FR1000 Multicore



3.38 times speedup on the average for 4 cores against a single core execution

Renesas-Hitachi-Waseda 8 core RP2 Chip Photo and Specifications




Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm ² (10.61mm x 9.88mm)
CPU Core Size	6.6mm ² (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)

IEEE ISSCC08: Paper No. 4.5, M.ITO, ... and H. Kasahara, “An 8640 MIPS SoC with Independent Power-off Control of 8 CPUs and 8 RAMs by an Automatic Parallelizing Compiler”

Processing Performance on the Developed Multicore Using Automatic Parallelizing Compiler


Speedup against single core execution for audio AAC encoding

*) Advanced Audio Coding



Power Reduction by OSCAR Parallelizing Compiler for Secure Audio Encoding

AAC Encoding + AES Encryption with 8 CPU cores




Power Reduction by OSCAR Parallelizing Compiler for MPEG2 Decoding


MPEG2 Decoding with 8 CPU cores

Without Power Control

(Voltage : 1.4V)



With Power Control
(Frequency,
Resume Standby:
Power shutdown &
Voltage lowering 1.4V-
1.0V)



Avg. Power
5.73 [W]


73.5% Power Reduction



Avg. Power
1.52 [W]


Low Power High Performance Multicore Computer with Solar Panel

- Clean Energy Autonomous
- Servers operational in deserts



Power Reduction of MPEG2 Decoding by OSCAR Compiler on Fujitsu FR1000 Having 4 VLIW Cores

Without Power Control
(Voltage: 1.25V)




Average Power
1.93[W]

23% Reduction



With Power Control
(Voltage: 1.25V with Clock Gating)



Average Power
1.48[W]⁴⁰

Conclusions

- **OSCAR compiler and Multicore API for consumer electronics**
 - High effective performance
 - Low power consumption
 - Short software development
- **The OSCAR compiler with API boosts up the vendors compiler performance on various multicores and servers**
 - 3.3 times on IBM p595 SMP server using Power6
 - 2.1 times on Intel Quad core Xeon
 - 2.3 times on SGI Altix450 using Intel Itanium2 (Montvale)
 - 88% power reduction by the compiler power control on the Renesas-Hitachi-Waseda 8 core (SH4A) multicore RP2 for realtime secure AAC encoding
 - 70% power reduction on the FR1000 multicore for MPEG2 decoding