

# **Japanese Challenges for Multicore**

**Low Power High Performance Multicores,  
Compiler and API**

**Dr. Hironori Kasahara**

**Professor, Department of Computer Science  
Director, Advanced Chip-Multiprocessor Research  
Institute**

**Waseda University**

**<http://www.kasahara.cs.waseda.ac.jp>**

**Intel AAF in Taipei, Oct. 21, 2008**

# MET/NEDO National Project

## Multi-core for Real-time Consumer Electronics

<Goal> R&D of compiler cooperative multi-core processor technology for consumer electronics like Mobile phones, Games, DVD, Digital TV, Car navigation systems.


<Period> From July 2005 to March 2008

<Features> **Good cost performance**

- Short hardware and software development periods
- Low power consumption
- Scalable performance improvement with the advancement of semiconductor
- Use of the same parallelizing compiler for multi-cores from different vendors using newly developed API

API: Application Programming Interface

(2005.7~2008.3) \*\*




開発マルチコアチップは情報家電へ




\*\*Hitachi, Renesas, Fujitsu, Toshiba, Panasonic, NEC

# 8 Core RP2 Multicore Designed to Support Compiler Optimization



Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm <sup>2</sup> (10.61mm x 9.88mm)
CPU Core Size	6.6mm <sup>2</sup> (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)

# 8 SH4A Multicore RP2 Based on OSCAR Architecture



# Demo of NEDO Multicore for Real Time Consumer Electronics at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

## CSTP Members

**Prime Minister:**

**Mr. Y. FUKUDA**

**Minister of State for  
Science, Technology  
and Innovation  
Policy:**

**Mr. F. KISHIDA**

**Chief Cabinet  
Secretary:**

**Mr. N. MACHIMURA**

**Minister of Internal  
Affairs and  
Communications :**

**Mr. H. MASUDA**

**Minister of Finance :**

**Mr. F. NUKAGA**

**Minister of  
Education, Culture,  
Sports, Science and  
Technology:**

**Mr. K. TOKAI**

**Minister of  
Economy, Trade and  
Industry:**


**Mr. A. AMARI**

# OSCAR Parallelizing Compiler

- **Improve effective performance, cost-performance and productivity and reduce consumed power**
  - **Multigrain Parallelization**
    - Exploitation of parallelism from the whole program by use of **coarse-grain parallelism** among loops and subroutines, **near fine grain parallelism** among statements in addition to **loop parallelism**
  - **Data Localization**
    - Automatic data distribution for distributed shared memory, cache and local memory on multiprocessor systems.
  - **Data Transfer Overlapping**
    - Data transfer overhead hiding by overlapping task execution and data transfer using DMA or data pre-fetching
  - **Power Reduction**
    - Reduction of consumed power by compiler control of frequency, voltage and power shut down with hardware supports.

# MTG of Su2cor-LOOPS-DO400

- Coarse grain parallelism  $\text{PARA\_ALD} = 4.3$




■ DOALL ■ Sequential LOOP ■ SB ■ BB




# Power Reduction by Power Supply, Clock Frequency and Voltage Control by OSCAR Compiler

- Shortest execution time mode


**Ordinary scheduled results**



**FV control**




**Power control**




- Realtime processing mode with dead line constraints


**Ordinary scheduled results**



**FV control**




**Power control**






# API and Parallelizing Compiler in METI/NEDO Advanced Multicore for Realtime Consumer Electronics Project

Details of API: See <http://www.kasahara.cs.waseda.ac.jp/>




# Performance of OSCAR Compiler Using the Multicore API on Intel Quad-core Xeon



- **OSCAR Compiler gives us 2.09 times speedup on the average against Intel Compiler ver.10.1**

# Performance of OSCAR Compiler Using the Developed API on 4 core (SH4A) OSCAR Type Multicore




**3.31 times speedup on the average for 4cores against 1core**

# Processing Performance on the Developed Multicore Using Automatic Parallelizing Compiler

Speedup against single core execution for audio AAC encoding



\*) Advanced Audio Coding




# Power Reduction by OSCAR Parallelizing Compiler for MPEG2 Decoding

MPEG2 Decoding with 8 CPU cores

Without Power Control  
(Voltage : 1.4V)



With Power Control  
(Frequency, Resume Standby:  
Power shutdown & Voltage lowering 1.4V-1.0V)



Avg. Power  
5.73 [W]

73.5% Power Reduction



Avg. Power  
1.52 [W]

# Low Power High Performance Multicore Computer with Solar Panel

- Clean Energy Autonomous
- Servers operational in deserts

