Programming in the Brave New World of Systems-on-a-chip

Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology

The 25th International Workshop on Languages and Compilers for Parallel Computing (LCPC) Tokyo, Japan

September 11, 2012

Cell Phones: Samsung Galaxy S III April 2012



Cell Phones: Intel's Penwell Announcement January2012



Where does the power go

Display

turn it on as little as possible

Radios

- Many different radios GSM, Wimax, ... Only some are turned on simultaneously
- Energy consumption increases with data-rates, distance, moving radios, occlusions, ..
- Computation/Application
 - power consumption varies a lot from application to application
 - power hogs: H.264, Graphics, ...

Power/Energy issues are the main driver in design: e.g. H.264

Computation intensive

- Complex predictions, IMDCT Conversions, Image smoothing
- To fit in a 3 W power budget, it has to be run mostly in specialized hardware
 - 100X power advantage over software
- A good Implementation requires design exploration
- Reusable IP requires parameterizations to support various frame rates and sizes

Modern SoCs: Power savings require special purpose hardware



- Software stacks on top of special purpose HW
 - Efficient interaction is a first-order concern
- Implementing algorithms to use both HW and SW is challenging – exploring many design alternatives is practically impossible

Why is exploring design alternatives difficult?

Example: Ogg Vorbis



IMDCT + Windowing



Partitioning Dictates Interface definition (Ifc)



many more choices...



over shadow computational acceleration

Why exploring partitioning is so difficult

- Inflexible interface definitions
- Entirely different languages for expressing HW
 - (e.g., Varilog) and SW (e.g., C, C++)
 - different programming/design cultures in the two worlds
- Complicated debugging environment

Solution: Express both HW and low-level SW in the same language, e.g., Bluespec Codesign Language (BCL)

11

Outline

- Need for special purpose HW $\sqrt{}$
- Bluespec and compiling rules into HW and SW
- Partition Program into Computational Domains
- Automatically synthesize the Interface to connect the domains
- Evaluation





Compiling BCL

BCL is an extension of Bluespec
SystemVerilog (BSV) for expression efficient
SW and partitioning



Synthesizing the same rule system for both HW and SW
Parallel vs. Multithreaded sequential substrates

How do we generate efficient SW?

15

Myron King, Nirav Dave and Arvind, ASPLOS 2012

Rule Execution in HW



Challenges in

Implementing Rules in SW

- Unlike hardware we need to make shadow state (copies) to deal with guard failures
- Efficient HW rule scheduling and SW rule scheduling are completely different
 - HW scheduling is well understood
- Optimizations for SW generation
 - Sequentialize parallel actions
 - Guard lifting for early failure detection

17

Partial shadowing of state

STM vs. Rules

Source Both modify state atomically and require linearizability of transactions

♦ We only schedule non-conflicting transactions simultaneously ⇒ no need to keep track of read sets and write sets

Our Rules (transactions) fail only because of a guard failure

 \Rightarrow shadow state is required like in STM

Outline

- Need for special purpose HW $\sqrt{}$
- \circledast Bluespec and compiling rules into HW and SW \checkmark
- Partition Program into Computational Domains
- Automatically synthesize the *Interface* to connect the domains
- Evaluation

Computational Domains: Where to partition



Enforcing Safe Partitions



Partitioning and Modularity



Outline

- Need for special purpose HW $\sqrt{}$
- \circledast Bluespec and compiling rules into HW and SW \checkmark
- ♦ Partition Program into Computational Domains √
- Automatically synthesize the Interface to connect the domains
- Evaluation

Mapping Domains



Domains form Latency Tolerant BDN

 HW and SW substrates form a *Physical Network* (PN) of partitions

LT-BDN must be mapped to the PN

 ◆ FIFO traffic (rate) is not statically known → automated dynamic scheduling



Outline

- Need for special purpose HW $\sqrt{}$
- \circledast Bluespec and compiling rules into HW and SW \checkmark
- ♦ Partition Program into Computational Domains √
- Automatically synthesize the Interface to connect the domains
- Evaluation

Evaluation

Benchmarks: many different partitions

- Ogg Vorbis
- Ray Tracing
- EEMBC benchmark suite & many more

27

Xilinx ML507: XC5VFX70T chip



- PowerPC 440 (400 MHz)
- FPGA Fabric (100 MHz)
- 256MB DDR2

Partitioning Vorbis back-end





Related Work

- Implementation-agnostic parallel models
 - Hoe and Arvind (2000)
 - Chandy and Misra (Unity, 1988)
 - Dijkstra (Guarded Commands, 1975)
- Generation of SW from HW Descriptions
 - Chiou et al. (Chinook, 1995)
 - Any optimized RTL simulator
- Generation of HW from Seq. SW Description
 - CatapaultC, Pico Platform, AutoPilot (commercial)
 - Huang et al. (Liquid Metal 2008)
- Simulating heterogeneous systems
 - Buck et al. (Ptolemy 1994)
 - Balarin et al. (Metropolis 2003)
- Algorithms for HW/SW Partitioning
 - A lot of work in this area...

Takeaway

- Power concerns require special purpose hardware in all SoCs
- HW/SW Codesign is challenging
 - tedious and error prone
 - rewriting inhibits design exploration
- Use a unified language for both HW and SW
 - partitioning can be specified in the source code as a simple coloring scheme
 - both HW and SW can be generated from the same source code
 - interfaces and communication infrastructure can be synthesized automatically

Thank you