

Parallel Processing of MATLAB and Simulink Simulation and Control on Multicore Processors



Hironori Kasahara, Ph.D., IEEE Fellow, IPSJ Fellow

Senior Executive VP, Waseda University

IEEE Computer Society President 2018

URL: <http://www.kasahara.cs.waseda.ac.jp/>

1980 BS, 82 MS, 85 Ph.D. , Dept. EE, Waseda Univ.
1985 Visiting Scholar: U. of California, Berkeley,
1986 Assistant Prof., 1988 Associate Prof., 1989-90
Research Scholar:U. of Illinois, Urbana-Champaign,
Center for Supercomputing R&D, 1997 Prof., 2004
Director, Advanced Multicore Research Institute,
2017 member: the Engineering Academy of Japan
and the Science Council of Japan
2018 Nov. Senior Vice President, Waseda Univ.

1987 IFAC World Congress Young Author Prize
1997 IPSJ Sakai Special Research Award
2005 STARC Academia-Industry Research Award
2008 LSI of the Year Second Prize
2008 Intel AsiaAcademic Forum Best Research Award
2010 IEEE CS Golden Core Member Award
2014 Minister of Edu., Sci. & Tech. Research Prize
2015 IPSJ Fellow, 2017 IEEE Fellow, Eta Kappa Nu

Reviewed Papers: 216, Invited Talks: 176, Granted
Patents: 48 (Japan, US, GB, China), Articles in News
Papers, Web News, Medias incl. TV etc.: 605

Committees in Societies and Government 258
IEEE Computer Society : President 2018, Executive
Committee(2017-19), BoG(2009-14), Strategic
Planning Committee Chair 2017, Multicore STC Chair
(2012-), Japan Chair(2005-07), IEEE TAB (2018)
IPSJ Chair: HG for Magazine. & J. Edit, Sig. on ARC.
【METI/NEDO】 Project Leaders: Multicore for
Consumer Electronics, Advanced Parallelizing
Compiler, Chair: Computer Strategy Committee
【Cabinet Office】 CSTP Supercomputer Strategic ICT
PT, Japan Prize Selection Committees, etc.
【MEXT】 Info. Sci. & Tech. Committee,
Supercomputers (Earth Simulator, HPCI Promo., Next
Gen. Supercomputer K) Committees, etc.



WASEDA University 早稲田大学 **Founded in 1882**



Number of International Students

7,942 from **125** countries and territories

Confidential
2019/09/06

Alumni CEOs in Japan

10,606

8 Prime Ministers

Founder
Prime Minister
Shigenobu Okuma



ENROLLMENT (学生数) 49,436	UNDERGRADUATE STUDENTS (学部生) 41,051	GRADUATE STUDENTS (大学院生) 8,385
FACULTY (教員) 5,468	INTERNATIONAL STUDENTS (外国人学生) 7,942*	ALUMNI (卒業生) 630,000
PARTNER INSTITUTIONS (協定大学・機関) 848 (93 countries)	OVERSEAS BASES (海外拠点) 15	NUMBER OF BOOKS (図書蔵書) 5,800,000



Chiune Sugihara Haruki Murakami

7
Prime Ministers from Alumni



mercari Unicorn
CEO S. YAMADA



Sony Founder Masaru Ibuka
Electrical and Electronics Engineers
in memoria di Masaru Ibuka
co-fondatore di Sony Corporation
IEEE



President
International Political Science Association (IPSA) President 2016



Toshio Fukuda
IEFF President



Shizuka Arakawa



Tadashi Yanai



Hiroshi Yamauchi



Yuzuru Hanyu




Kama moto



Goro maru

Waseda Open Innovation Valley Project



Waseda Main Campus

- **Research Innovation Center to be completed in March 2022**
- **Industry Academia Collaboration One Stop Desk, Research Support and Strategy, TLO, Contract Support, Venture Start-up Support**

**March 10, 2030 in Waseda Arena
Waseda Open Innovation Forum (Woi) 2020
(Matching among Leading Professors & Researchers, Industry, Ventures, Student)**

New Research Innovation Center (Open: April 2020)

**Supported by MEXT
Open Innovation Project**

Toyama Campus

Supported by METI

**Waseda Arena with roof garden:
Collaboration in Sport Sceience**

Green Computing Center for Industry Collaboration

IEEE Computer Society

The first President from the outside of USA and Canada in 72 years history of IEEE CS



Bjarne Stroustrup: Morgan Stanley & Columbia Univ.
2018 IEEE Computer Society Computer Pioneer Award
 IEEE COMPSAC2018 Keynote & Award Ceremony



July 26, 2018, Keynote,
Hitotsubashi Hall



July 25, 2018 Award Ceremony
Rihga Royal Hotel Tokyo



•84,000+ members




- 480 chapters
- 168 countries
- 31 technical committees & councils



Multicores for Performance and Low Power

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers (“K” more than 10MW) .



IEEE ISSCC08: Paper No. 4.5,
M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with
Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic
Parallelizing Compiler”

$\text{Power} \propto \text{Frequency} * \text{Voltage}^2$
(Voltage \propto Frequency)

➔ Power \propto Frequency³

If Frequency is reduced to 1/4
(Ex. 4GHz \rightarrow 1GHz),
Power is reduced to 1/64 and
Performance falls down to 1/4 .

<Multicores>


If 8cores are integrated on a chip,
Power is still 1/8 and
Performance becomes 2 times .

Parallel Soft is important for scalable performance of multicore (LCPC2015)


- Just more cores don't give us speedup
- Development cost and period of parallel software are getting a bottleneck of development of embedded systems, eg. IoT, Automobile

Earthquake wave propagation simulation GMS developed by National Research Institute for Earth Science and Disaster Resilience (NIED)

■ original (sun studio) ■ proposed method



Fujitsu M9000 SPARC Multicore Server



- Automatic parallelizing compiler available on the market gave us no speedup against execution time on 1 core on 64 cores
 - Execution time with 128 cores was slower than 1 core (0.9 times speedup)
- Advanced OSCAR parallelizing compiler gave us 211 times speedup with 128cores against execution time with 1 core using commercial compiler
 - OSCAR compiler gave us 2.1 times speedup on 1 core against commercial compiler by global cache optimization

OSCAR Parallelizing Compiler

To improve **effective performance, cost-performance and software productivity and reduce power**

Multigrain Parallelization (LCPC1991,2001,04)
 coarse-grain parallelism among loops and subroutines (2000 on SMP), near fine grain parallelism among statements (1992) in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory (Local Memory 1995, 2016 on RP2, Cache2001,03)
 Software Coherent Control (2017)

Data Transfer Overlapping (2016 partially)

Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction


(2005 for Multicore, 2011 Multi-processes, 2013 on ARM)
 Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.






1987 OSCAR(Optimally Scheduled Advanced Multiprocessor)

Co-design of Compiler and Architecture

Looking at various applications, design a parallelizing compiler and design a multiprocessor/multicore-processor to support compiler optimization




4 core multicore RP1 (2007) , 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas


RP-1 (ISSCC2007 #5.3)	RP-2 (ISSCC2008 #4.5)	RP-X (ISSCC2010 #5.3)
		
90nm, 8-layer, triple-Vth, CMOS	90nm, 8-layer, triple-Vth, CMOS	45nm, 8-layer, triple-Vth, CMOS
97.6 mm ² (9.88 x 9.88 mm)	104.8 mm ² (10.61 x 9.88 mm)	153.8 mm ² (12.4 x 12.4 mm)
1.0V (internal), 1.8/3.3V (I/O)	1.0-1.4V (internal), 1.8/3.3V (I/O)	1.0-1.2V (internal), 1.2-3.3V (I/O)
600MHz ,4.32 GIPS,16.8 GFLOPS	600MHz , 8.64 GIPS, 33.6 GFLOPS	648MHz, 13.7GIPS, 115GOPS, 36.2GFLOPS
11.4 GOPS/W (32b換算)	18.3 GOPS/W (32b換算)	37.3 GOPS/W (32b換算)

Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores




Without Power Control
(Voltage : 1.4V)



Avg. Power
5.73 [W]

With Power Control
(Frequency,
Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)



Avg. Power
1.52 [W]

73.5% Power Reduction



Demo of NEDO Multicore for Real Time Consumer Electronics at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】 April 10, 2008



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

Prime Minister FUKUDA is touching our multicore chip during execution.

CSTP Members

Prime Minister:

Mr. Y. FUKUDA

**Minister of State for
Science, Technology
and Innovation
Policy:**

Mr. F. KISHIDA

**Chief Cabinet
Secretary:**

Mr. N. MACHIMURA

**Minister of Internal
Affairs and
Communications :**

Mr. H. MASUDA

Minister of Finance :

Mr. F. NUKAGA

Minister of


**Education, Culture,
Sports, Science and
Technology:**

Mr. K. TOKAI

**Minister of
Economy, Trade and
Industry:**

Mr. A. AMARI


Multicore Program Development Using OSCAR API V2.0




Performance on Multicore Server for Latest Cancer Treatment Using Heavy Particle (Proton, Carbon Ion)

327 times speedup on 144 cores

Hitachi 144cores SMP Blade Server BS500:
Xeon E7-8890 V3(2.5GHz 18core/chip) x8 chip



放射線医学研究所
施設の費用: 120億円



- Original **sequential execution time 2948 sec (50 minutes)** using GCC was reduced to **9 sec with 144 cores** (327.6 times speedup)
- Reduction of treatment cost and reservation waiting period is expected





Engine Control by multicore with Denso

Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.





- Hard real-time automobile engine control by multicore using local memories
- Millions of lines C codes consisting conditional branches and basic blocks




Automatic Parallelization of an Engine Control C Program with 400 thousands lines on AUTOSAR on 2 cores of Infineon AURIX TC277

- **Original sequential** execution time on 1 core: **145500** cycles
- **Sequential execution time by OSCAR** on 1 core: **29700** cycles
 - **4.9 times speedup on 1 core** against original execution by OSCAR Compilers automatic data allocation for local scratch pad memory, flush memory modules
- **2 core execution by OSCAR** Compiler: **16400** cycles
 - **1.81 times speedup with 2 core** against **1 core execution with OSCAR Compiler**
 - **8.7 times speedup** against original sequential execution.

MTG – 16ms




OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder



```

/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataTypeConversion: '<S1>/Data Type Conversion' incorporates:
     * Inport: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataTypeConversion: '<S1>/Data Type Conversion' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */


    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
        (P_Filter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2Dfilter' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */


    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
        (P_Filter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
    
```

C code



(1) Generate MTG
→ Parallelism

(2) Generate gantt chart
→ Scheduling in a multicore



OSCAR Compiler

```

void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;

    void thread_function_001 ( void )
    {
        VesselExtraction_step_PE1 ( ) ;
    }

    oscar_thread_create ( & thr1 ,
        thread_function_001 , (void*)1 ) ;
    oscar_thread_create ( & thr2 ,
        thread_function_002 , (void*)2 ) ;
    oscar_thread_create ( & thr3 ,
        thread_function_003 , (void*)3 ) ;


    VesselExtraction_step_PEO ( ) ;

    oscar_thread_join ( thr1 ) ;
    oscar_thread_join ( thr2 ) ;
    oscar_thread_join ( thr3 ) ;
}
    
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>

Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale/>


Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

Automatic Parallelization Tool of MATLAB/Simulink: OSCAR Tech “OSCARator” released on Oct.1, 2019


<https://www.oscartech.jp/en/>

- OSCARator is a simulation accelerator of MATLAB/Simulink on multicore processor
 - based on “OSCAR Compiler” Automatic Parallelization Technology developed by Kasahara and Kimura Lab. Waseda University


Original Simulink Model




make a “Subsystem” with blocks which you want to accelerate





Start OSCARator from right click menu, OSCARator will automatically configure settings.



New Accelerated Simulink Model



Same Result and Shorter Simulation Time



<FULLY AUTOMATIC>


- Simulink Coder C-Code Generation
- Automatic Parallelization
- S-Function MEX Build
- Replacing Subsystem with S-Function Block

MEX: Dynamically linked subroutine executed in the MATLAB environment.

Speedup of Simulink Models by OSCARator on 4 cores Intel Core i5 Processor <https://www.oscartech.jp/en/>

(Compared with MATLAB Accelerator Mode Simulation)


6.51 times speed up on 4 cores against 1 core MATLAB Accelerator Mode for VesselExtraction



Intel Core i5 7400T 2.4GHz (4 cores)
16GB (SODIMM 2400MHz)
Windows 10 Pro (1903)
MATLAB R2019a Update 5
MinGW GCC 6.3

- RoadTracking
 - from Computer Vision Toolbox
 - <https://jp.mathworks.com/help/vision/examples/color-based-road-tracking.html>
- VesselExtraction
 - from MATLAB Central
 - modified for Simulink Model
 - <https://www.mathworks.com/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction>
- HybridVehicle
 - Hybrid Vehicle Powertrain
 - developed by Kusaka Lab. Waseda University
 - <http://www.f.waseda.jp/jin.kusaka/>

OSCAR Multicore with new Vector Hardware Accelerator for Embedded to HPC Applications




Target:

- Solar Powered
- Compiler power reduction.
- Fully automatic parallelization and vectorization including local memory management and data transfer.

Vector Accelerator

Features

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation by sync flags



Function Units [tentative]

- Vector Function Unit
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - Variable vector register length
 - Chaining LD/ST & Vector pipes
- Scalar Function Unit

Registers[tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry