


Platinum Multicore Architecture



FPGA Implementation

Implemented in Altera Arria 10 FPGA

Specification:

- 16 single precision ops/cycle
- Local Data Memory Bandwidth 32 byte/clock
- All data located on Local Data Memory
- Local Data Memory size: 1 MB (current implementation)




SC17 members

- H. Mikami
- B.A. Adhi
- T. Kashimata
- T. Karino
- K. Miyamoto
- T. Kawata
- K. Takahashi
- T. Makita
- T. Shirakawa
- Y. Oki
- Prof. T. Kitamura
- Prof. K. Kimura
- Prof. H. Kasahara

Vector Accelerator

Features

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation (sync flags)



Function Units [tentative]

- Vector Function Unit
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - Variable vector register length
 - Chaining LD/ST & Vector pipes
- Scalar Function Unit

Registers [tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry

Performance on FPGA

Performance Evaluation of Vector Accelerator in Altera Arria 10 FPGA

Applications

- Matrix Multiplication:
 - Size: 256x256, Data type: float
- 2D Convolution:
 - Size: 256x256, Data type: float, kernel size:9x9

Compilers

- Vector Accelerator: Manual code generation
- NIOS: nios2-elf-gcc (FPU: FPH2)
- openRISC: GCC 4.1.1
- LEON3: sparc-elf-gcc 4.7.1

