

Multigrain Parallelization and Compiler/Architecture Co-design for 30 Years with LCPC

Hironori Kasahara

Professor, Dept. of Computer Science & Engineering

Director, Advanced Multicore Processor Research Institute

Waseda University, Tokyo, Japan

IEEE Computer Society President Elect 2017, President 2018

1980 BS, 82 MS, 85 Ph.D. , Dept. EE, Waseda Univ.

1985 Visiting Scholar: U. of California, Berkeley

1986 Assistant Prof., 1988 Associate Prof., 1997

**Prof. Dept. of EECE, Waseda Univ. Now Dept. of
Computer Sci. & Eng.**

**1989-90 Research Scholar: U. of Illinois, Urbana-
Champaign, Center for Supercomputing R&D**

1987 IFAC World Congress Young Author Prize

1997 IPSJ Sakai Special Research Award

2005 STARC Academia-Industry Research Award

2008 LSI of the Year Second Prize

2008 Intel AsiaAcademic Forum Best Research Award

2010 IEEE CS Golden Core Member Award

2014 Minister of Edu., Sci. & Tech. Research Prize

2015 IPSJ Fellow

2017 IEEE Fellow

**Reviewed Papers: 214, Invited Talks: 145, Published
Unexamined Patent Application:59 (Japan, US, GB,
China Granted Patents: 30), Articles in News Papers,
Web News, Medias incl. TV etc.: 572**

Committees in Societies and Government 245

**IEEE Computer Society President 2018, BoG(2009-
14), Multicore STC Chair (2012-), Japan Chair (2005-
07), IPSJ Chair: HG for Mag. & J. Edit, Sig. on ARC.**

**【METI/NEDO】 Project Leaders: Multicore for
Consumer Electronics, Advanced Parallelizing
Compiler, Chair: Computer Strategy Committee
【Cabinet Office】 CSTP Supercomputer Strategic
ICT PT, Japan Prize Selection Committees, etc.**

**【MEXT】 Info. Sci. & Tech. Committee,
Supercomputers (Earth Simulator, HPCI Promo.,
Next Gen. Supercomputer K) Committees, etc.**

OSCAR Parallelizing Compiler

To improve **effective performance, cost-performance and software productivity and reduce power**

Multigrain Parallelization (LCPC1991,2001,04)
coarse-grain parallelism among loops and subroutines (2000 on SMP), near fine grain parallelism among statements (1992) in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory (Local Memory 1995, 2016 on RP2, Cache2001,03)
Software Coherent Control (2017)

Data Transfer Overlapping (2016 partially)



Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

(2005 for Multicore, 2011 Multi-processes, 2013 on ARM)
Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Earliest Executable Condition Analysis for Coarse Grain Tasks (Macro-tasks)



MTG of Su2cor-LOOPS-DO400


- Coarse grain parallelism $\text{PARA_ALD} = 4.3$




■ DOALL ■ Sequential LOOP ■ SB ■ BB

Data-Localization: Loop Aligned Decomposition


- Decompose multiple loop (Doall and Seq) into **CARs** and **LRs** considering inter-loop data dependence.
 - Most data in **LR** can be passed through LM.
 - LR: Localizable Region, CAR: Commonly Accessed Region**



Data Localization



MTG




MTG after Division

PE0	PE1
12	1
2	3
6	7
4	14
8	18
15	5
19	9
25	11
29	10
13	16
17	20
22	26
21	30
23	24
27	28
	32
	31

A schedule for two processors

Multicore Program Development Using OSCAR API V2.0



Parallel Soft is important for scalable performance of multicore (LCPC2015)


- Just more cores don't give us speedup
- Development cost and period of parallel software are getting a bottleneck of development of embedded systems, eg. IoT, Automobile

Earthquake wave propagation simulation GMS developed by National Research Institute for Earth Science and Disaster Resilience (NIED)

■ original (sun studio) ■ proposed method





Fujitsu M9000 SPARC Multicore Server




- Automatic parallelizing compiler available on the market gave us no speedup against execution time on 1 core on 64 cores
 - Execution time with 128 cores was slower than 1 core (0.9 times speedup)
- Advanced OSCAR parallelizing compiler gave us 211 times speedup with 128cores against execution time with 1 core using commercial compiler
 - OSCAR compiler gave us 2.1 times speedup on 1 core against commercial compiler by global cache optimization

110 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000 (Power7 Based 128 Core Linux SMP) [\(LCPC2015\)](#)



First touch for distributed shared memory and cache optimization over loops are important for scalable speedup







Model Base Designed Engine Control on V850 Multicore with Denso

Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.




Hard real-time automobile engine control by multicore



C codes generated by MATLAB/Simulink embedded coder are automatically parallelized.




Speedup with 2cores for Engine Crankshaft Handwritten Program on RPX Multi-core Processor



Macrotask graph with a lot of conditional branches





Macrotask graph after task fusion




Branches are fused to macrotasks for static scheduling



Grain is too fine (us) for dynamic scheduling.




OSCAR Compile Flow for Simulink Applications



Simulink model

(LCPC2015)

Generate C code
using Embedded Coder



```

/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataTypeConversion: '<S1>/Data Type Conversion' incorporates:
     * Inport: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }
    /* End of DataTypeConversion: '<S1>/Data Type Conversion' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */


    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2Dfilter1' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */


    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
    
```

C code



(1) Generate MTG
→ Parallelism

(2) Generate gantt chart
→ Scheduling in a multicore



OSCAR Compiler



```

void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;

    oscar_thread_create ( & thr1 ,
        thread_function_001 , (void*)1 );
    oscar_thread_create ( & thr2 ,
        thread_function_002 , (void*)2 );
    oscar_thread_create ( & thr3 ,
        thread_function_003 , (void*)3 );


    VesselExtraction_step_PEO ( ) ;

    oscar_thread_join ( thr1 );
    oscar_thread_join ( thr2 );
    oscar_thread_join ( thr3 );
}
    
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)

Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>


Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>


Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler

MPEG2 Decoding with 8 CPU cores




Without Power Control
(Voltage : 1.4V)



Avg. Power
5.73 [W]

With Power Control
(Frequency,
Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)



Avg. Power
1.52 [W]


73.5% Power Reduction



Automatic Power Reduction for MPEG2 Decode on Android Multicore

ODROID X2 ARM Cortex-A9 4 cores

http://www.youtube.com/channel/UCS43INYEIkC8i_KIgFZYQBQ





- On 3 cores, Automatic Power Reduction control successfully reduced power to 1/7 against without Power Reduction control.
- 3 cores with the compiler power reduction control reduced power to 1/3 against ordinary 1 core execution.

Power Reduction on Intel Haswell for Real-time Optical Flow

Intel CPU Core i7 4770K


For HD 720p(1280x720) moving pictures
15fps (Deadline66.6[ms/frame])



Power was reduced to 1/4 (9.6W) by the compiler power optimization on the same 3 cores (41.6W).

Power with 3 core was reduced to 1/3 (9.6W) against 1 core (29.3W).

OSCAR Heterogeneous Multicore



OSCAR API Ver. 2.0 for Homogeneous/Heterogeneous Multicores and Manycores (LCPC2009Homo, 2010 Hetero)

List of Directives (22 directives)

- ▶ **Parallel Execution API**
 - ▶ **parallel sections (*)**
 - ▶ **flush (*)**
 - ▶ **critical (*)**
 - ▶ execution
- ▶ **Memoay Mapping API**
 - ▶ **threadprivate (*)**
 - ▶ distributedshared
 - ▶ onchipshared
- ▶ **Synchronization API**
 - ▶ groupbarrier
- ▶ **Data Transfer API**
 - ▶ dma_transfer
 - ▶ dma_contiguous_parameter
 - ▶ dma_stride_parameter
 - ▶ dma_flag_check
 - ▶ dma_flag_send

- ▶ **Power Control API**
 - ▶ fvcontrol
 - ▶ get_fvstatus
- ▶ **Timer API**
 - ▶ get_current_time

- ▶ **Accelerator**
 - ▶ accelerator_task_entry
- ▶ **Cache Control**
 - ▶ cache_writeback
 - ▶ cache_selfinvalidate
 - ▶ complete_memop
 - ▶ noncacheable
 - ▶ aligncache


- 2 hint directives for OSCAR compiler
- accelerator_task
 - oscar_comment

from V2.0

(* from OpenMP)

33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

111[fps]




Automatic Local Memory Management


Data Localization: Loop Aligned Decomposition

- Decomposed loop into LRs and CARs
 - LR (Localizable Region): Data can be passed through LDM
 - CAR (Commonly Accessed Region): Data transfers are required among processors

Single dimension Decomposition




Multi-dimension Decomposition




Adjustable Blocks

- Handling a suitable block size for each application
 - different from a fixed block size in cache
 - each block can be divided into smaller blocks with integer divisible size to handle small arrays and scalar variables




Multi-dimensional Template Arrays for Improving Readability

- a mapping technique for arrays with varying dimensions
 - each block on LDM corresponds to multiple empty arrays with varying dimensions
 - these arrays have an additional dimension to store the corresponding block number
 - $TA[Block\#][\]$ for single dimension
 - $TA[Block\#][\][\]$ for double dimension
 - $TA[Block\#][\][\][\]$ for triple dimension
 - ...
- LDM are represented as a one dimensional array
 - without Template Arrays, multi-dimensional arrays have complex index calculations
 - $A[i][j][k] \rightarrow TA[offset + i' * L + j' * M + k']$
 - Template Arrays provide readability
 - $A[i][j][k] \rightarrow TA[Block\#][i'][j'][k']$




Speedups by the Local Memory Management Compared with Utilizing Shared Memory on Benchmarks Application using RP2



20.12 times speedup for 8cores execution using local memory against sequential execution using off-chip shared memory of RP2 for the AACenc

Software Coherence Control Method on OSCAR Parallelizing Compiler


- Coarse grain task parallelization with **earliest condition analysis** (control and data dependency analysis to detect parallelism among coarse grain tasks).
- OSCAR compiler automatically controls coherence using following simple program restructuring methods:
 - To cope with stale data problems:
 - ◆ **Data synchronization by compilers**
 - To cope with false sharing problem:
 - ◆ **Data Alignment**
 - ◆ **Array Padding**
 - ◆ **Non-cacheable Buffer**



**MTG generated by
earliest executable
condition analysis**

Automatic Software Coherent Control for Manycores


Performance of Software Coherence Control by OSCAR Compiler on 8-core RP2




1987 OSCAR(Optimally Scheduled Advanced Multiprocessor)

Co-design of Compiler and Architecture


Looking at various applications, design a parallelizing compiler and design a multiprocessor/multicore-processor to support compiler optimization



OSCAR(Optimally Scheduled Advanced Multiprocessor)




OSCAR Memory Space (Global Address Space)



Hierarchical Barrier Synchronization

- **Specifying a hierarchical group barrier**
 - **#pragma oscar group_barrier (C)**
 - **!\$oscar group_barrier (Fortran)**




NWT



Machine Cycle Time	9.5ns (105MHz)
PE Performance	1.68GFlops
PE Memory Size	256MB/PE
Crossbar Bandwidth	4B/cycle x 2 (send/receive simultaneous)/PE = 421MB/s x 2 /PE
Number of PEs	140PEs + 2Control Proc.

NAL computer center, Chofu, Tokyo, Feb. 1, 1993

Fujitsu Vector Parallel Supercomputer with Crossbar to a Chip





Crossbar Network

VPP500: 256*256
VPP5000: 1024*1024

VPP500

GaAs/BiCMOS/ECL
Water Cooling
10ns
1GB/PE
in Separate Cabinet
1.6GFLOPS/PE
32bit address




VPP5000

0.25um CMOS
30M Tr./Chip
Forced Air Cooling
3.5ns clock cycle
8GB/PE
on PE Board
9.1GFLOPS/PE
32/64 bit address




VPP500/NWT



PE Unit

VPP500/NWT




PE LSI unit


**Water Cooling
system**

VPP500/NWT

GaAs



BiCMOS



Earth Simulator

(<http://www.es.jamstec.go.jp/>)

- Earth Environmental simulation like Global Warming, El Nino, Plate Movement for the all lives onr this planet.
- Developed in Mar. 2002 by STA (MEXT) and NEC with 400 M\$ investment under Dr. Miyoshi's direction.


(Dr.Miyoshi: Passed away in Nov.2001. NWT, VPP500, SX6)



Mr. Hajime Miyoshi

Image of Earth Simulator

4 Tennis Courts






40 TFLOPS Peak ($40 \cdot 10^{12}$)

35.6 TFLOPS Linpack





4 core multicore RP1 (2007) , 8 core multicore RP2 (2008) and 15 core Heterogeneous multicore RPX (2010) developed in NEDO Projects with Hitachi and Renesas

RP-1 (ISSCC2007 #5.3)	RP-2 (ISSCC2008 #4.5)	RP-X (ISSCC2010 #5.3)
		
90nm, 8-layer, triple-Vth, CMOS	90nm, 8-layer, triple-Vth, CMOS	45nm, 8-layer, triple-Vth, CMOS
97.6 mm ² (9.88 x 9.88 mm)	104.8 mm ² (10.61 x 9.88 mm)	153.8 mm ² (12.4 x 12.4 mm)
1.0V (internal), 1.8/3.3V (I/O)	1.0-1.4V (internal), 1.8/3.3V (I/O)	1.0-1.2V (internal), 1.2-3.3V (I/O)
600MHz ,4.32 GIPS,16.8 GFLOPS	600MHz , 8.64 GIPS, 33.6 GFLOPS	648MHz, 13.7GIPS, 115GOPS, 36.2GFLOPS
11.4 GOPS/W (32b換算)	18.3 GOPS/W (32b換算)	37.3 GOPS/W (32b換算)


Automatic Parallelization of JPEG-XR for Drinkable Inner Camera (Endo Capsule)

10 times more speedup needed after parallelization for 128 cores of Power 7. Less than 35mW power consumption is required.

- TILEPro64



OSCAR Vector Multicore and Compiler for Embedded to Servers with OSCAR Technology




Target:

- Solar Powered
- Compiler power reduction.
- Fully automatic parallelization and vectorization including local memory management and data transfer.

Vector Accelerator

Features

- Attachable for any CPUs (Intel, ARM, IBM)
- Data driven initiation by sync flags



Function Units [tentative]

- Vector Function Unit
 - 8 double precision ops/clock
 - 64 characters ops/clock
 - Variable vector register length
 - Chaining LD/ST & Vector pipes
- Scalar Function Unit

Registers[tentative]

- Vector Register 256Bytes/entry, 32entry
- Scalar Register 8Bytes/entry
- Floating Point Register 8Bytes/entry
- Mask Register 32Bytes/entry

Summary

- To get speedup and power reduction on homogeneous and heterogeneous multicore systems, collaboration of architecture and compiler will be more important.
- Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction of scientific applications including “Earthquake Wave Propagation”, medical applications including “Cancer Treatment Using Carbon Ion”, and “Drinkable Inner Camera”, industry application including “Automobile Engine Control”, and “Wireless communication Base Band Processing” on various multicores.
 - For example, the automatic parallelization gave us **110 times speedup** for “Earthquake Wave Propagation Simulation” on **128 cores** of IBM Power 7 against 1 core, **327 times speedup** for “Heavy Particle Radiotherapy Cancer Treatment” on **144cores** Hitachi Blade Server using Intel Xeon E7-8890 , **1.95 times** for “Automobile Engine Control” on **Renesas 2 cores** using SH4A or V850, **55 times** for “JPEG-XR Encoding for Capsule Inner Cameras” on **Tilera 64 cores Tile64 manycore**.
- In automatic power reduction, **consumed powers** for real-time multi-media applications like **Human face detection, H.264, mpeg2 and optical flow** were **reduced to 1/2 or 1/3 using 3 cores** of ARM Cortex A9 and Intel Haswell and **1/4 using Renesas SH4A 8 cores against ordinary single core execution**.
- For more speedup and power reduction, we have been developing a new architecture/compiler co-designed multicore with vector accelerator based on vector pipelining with vector registers, chaining, load-store pipeline, advanced DMA controller without need of modification of CPU instruction set.