

# **OSCAR Low Power High Performance Multicore and Parallelizing Compiler**

**Hironori Kasahara**

**Professor, Department of Computer Science**

**Director, Advanced Chip-Multiprocessor  
Research Institute**


**Waseda University**

**Tokyo, Japan**

**<http://www.kasahara.cs.waseda.ac.jp>**

**June 26, 2008, Nokia, Helsinki, Finland**

# Multi-core Everywhere




OSCAR Type Multi-core Chip by Renesas in  
METI/NEDO Multicore for Real-time Consumer  
Electronics Project (Leader: Prof.Kasahara)

IBM BlueGene/L

Lawrence Livermore National Laboratory 2005/  
Sy

低消費電力チップマルチプロセッサ  
をベースとしたスパコン



1プロセッサチップ上に2プロセッサ集積

## Multi-core from embedded to supercomputers

- **Consumer Electronics (Embedded)**  
Mobile Phone, Game, Digital TV, Car Navigation,  
DVD, Camera,  
IBM/ Sony/ Toshiba Cell, Fujitsu FR1000,  
NEC/ARMMPCore&MP211, Panasonic Uniphier,  
Renesas SH multi-core(4 core RP1, 8 core RP2)  
Tilera Tile64, SPI Storm-1(16 VLIW cores)
  - **PCs, Servers**  
Intel Quad Xeon, Core 2 Quad, Montvale, Tukwila, 80 core  
AMD Quad Core Opteron, Phenom
  - **WSs, Deskside & Highend Servers**  
IBM Power4,5,5+,6 Sun Niagara(SparcT1,T2), Rock
  - **Supercomputers**  
Earth Simulator:**40TFLOPS**, 2002, 5120 vector proc.  
IBM Blue Gene/L: **360TFLOPS**, 2005, Low power CMP  
based 128K processor chips, BG/P 2008
- High quality application software, Productivity, Cost performance, Low power consumption are important**  
Ex, Mobile phones, Games
- Compiler cooperated multi-core processors are promising to realize the above futures**

# Demo of NEDO Multicore for Real Time Consumer Electronics 3 at the Council of Science and Engineering Policy on April 10, 2008

第74回総合科学技術会議【平成20年4月10日】



第74回総合科学技術会議の様子(1)



第74回総合科学技術会議の様子(2)



第74回総合科学技術会議の様子(3)



第74回総合科学技術会議の様子(4)

## CSTP Members

**Prime Minister:**

**Mr. Y. FUKUDA**

**Minister of State for  
Science, Technology  
and Innovation  
Policy:**

**Mr. F. KISHIDA**

**Chief Cabinet  
Secretary:**

**Mr. N. MACHIMURA**

**Minister of Internal  
Affairs and  
Communications :**

**Mr. H. MASUDA**

**Minister of Finance :**

**Mr. F. NUKAGA**


**Minister of  
Education, Culture,  
Sports, Science and  
Technology:**

**Mr. K. TOKAI**

**Minister of  
Economy, Trade and  
Industry:**

**Mr. A. AMARI**

# Roadmap of compiler cooperative multicore project



# MET/NEDO National Project

## Multi-core for Real-time Consumer Electronics

**<Goal>** R&D of compiler cooperative multi-core processor technology for consumer electronics like Mobile phones, Games, DVD, Digital TV, Car navigation systems.


**<Period>** From July 2005 to March 2008

**<Features>** **▪ Good cost performance**

- Short hardware and software development periods
- Low power consumption
- Scalable performance improvement with the advancement of semiconductor
- Use of the same parallelizing compiler for multi-cores from different vendors using newly developed API

API: Application Programming Interface

(2005.7~2008.3) \*\*




開発マルチコアチップは情報家電へ



\*\*Hitachi, Renesas, Fujitsu, Toshiba, Panasonic, NEC

# NEDOMulticore Technology for Realtime Consumer Electronics 6

## R&D Organization(2005.7-2008.3 )



**Hitachi, Fujitsu, Toshiba, NEC,  
Panasonic, Renesas Technology**




# OSCAR Parallelizing Compiler

- **Improve effective performance, cost-performance and productivity and reduce consumed power**
  - **Multigrain Parallelization**
    - Exploitation of parallelism from the whole program by use of **coarse-grain parallelism** among loops and subroutines, **near fine grain parallelism** among statements in addition to **loop parallelism**
  - **Data Localization**
    - Automatic data distribution for distributed shared memory, cache and local memory on multiprocessor systems.
  - **Data Transfer Overlapping**
    - Data transfer overhead hiding by overlapping task execution and data transfer using DMA or data pre-fetching
  - **Power Reduction**
    - Reduction of consumed power by compiler control of frequency, voltage and power shut down with hardware supports.

# Generation of Coarse Grain Tasks



## ■ Macro-tasks (MTs)

- Block of Pseudo Assignments (**BPA**): Basic Block (BB)
- Repetition Block (**RB**) : outermost natural loop
- Subroutine Block (**SB**): subroutine






# Earliest Executable Condition Analysis for coarse grain tasks (Macro-tasks)




# Automatic processor assignment in 103.su2cor

- Using 14 processors
  - Coarse grain parallelization within DO400 of subroutine LOOPS



# MTG of Su2cor-LOOPS-DO400

- Coarse grain parallelism  $\text{PARA\_ALD} = 4.3$




■ DOALL   ■ Sequential LOOP   ■ SB   ■ BB


# Data-Localization

## Loop Aligned Decomposition


- Decompose multiple loop (Doall and Seq) into **CARs** and **LRs** considering inter-loop data dependence.
  - Most data in **LR** can be passed through LM.
  - LR**: Localizable Region, **CAR**: Commonly Accessed Region



# Data Localization



MTG



MTG after Division

PE0	PE1
12	1
2	3
6	7
4	14
8	18
15	5
19	9
25	11
29	10
13	16
17	20
22	26
21	30
23	24
27	28
	32
	31

A schedule for two processors

# An Example of Data Localization for Spec95 Swim

```

DO 200 J=1,N
DO 200 I=1,M
  UNEW(I+1,J) = UOLD(I+1,J)+
1  TDTS8*(Z(I+1,J+1)+Z(I+1,J))*(CV(I+1,J+1)+CV(I,J+1)+CV(I,J)
2  +CV(I+1,J))-TDTSDX*(H(I+1,J)-H(I,J))
  VNEW(I,J+1) = VOLD(I,J+1)-TDTSDX*(Z(I+1,J+1)+Z(I,J+1))
1  *(CU(I+1,J+1)+CU(I,J+1)+CU(I,J)+CU(I+1,J))
2  -TDTSDY*(H(I,J+1)-H(I,J))
  PNEW(I,J) = POLD(I,J)-TDTSDX*(CU(I+1,J)-CU(I,J))
1  -TDTSDY*(CV(I,J+1)-CV(I,J))
200 CONTINUE
  
```


```

DO 210 J=1,N
  UNEW(1,J) = UNEW(M+1,J)
  VNEW(M+1,J+1) = VNEW(1,J+1)
  PNEW(M+1,J) = PNEW(1,J)
210 CONTINUE
  
```

```

DO 300 J=1,N
DO 300 I=1,M
  UOLD(I,J) = U(I,J)+ALPHA*(UNEW(I,J)-2.*U(I,J)+UOLD(I,J))
  VOLD(I,J) = V(I,J)+ALPHA*(VNEW(I,J)-2.*V(I,J)+VOLD(I,J))
  POLD(I,J) = P(I,J)+ALPHA*(PNEW(I,J)-2.*P(I,J)+POLD(I,J))
300 CONTINUE
  
```

(a) An example of target loop group for data localization



Cache line conflicts occurs among arrays which share the same location on cache

(b) Image of alignment of arrays on cache accessed by target loops

# Data Layout for Removing Line Conflict Misses by Array Dimension Padding

Declaration part of arrays in spec95 swim

before padding


```
PARAMETER (N1=513, N2=513)

COMMON U(N1,N2), V(N1,N2), P(N1,N2),
*   UNEW(N1,N2), VNEW(N1,N2),
1   PNEW(N1,N2), UOLD(N1,N2),
*   VOLD(N1,N2), POLD(N1,N2),
2   CU(N1,N2), CV(N1,N2),
*   Z(N1,N2), H(N1,N2)
```

after padding

```
PARAMETER (N1=513, N2=544)


COMMON U(N1,N2), V(N1,N2), P(N1,N2),
*   UNEW(N1,N2), VNEW(N1,N2),
1   PNEW(N1,N2), UOLD(N1,N2),
*   VOLD(N1,N2), POLD(N1,N2),
2   CU(N1,N2), CV(N1,N2),
*   Z(N1,N2), H(N1,N2)
```




# Power Reduction by Power Supply, Clock Frequency and Voltage Control by OSCAR Compiler

- Shortest execution time mode


## Ordinary scheduled results



## FV control




## Power control




- Realtime processing mode with dead line constraints


## Ordinary scheduled results



## FV control




## Power control





# OSCAR Multi-Core Architecture



CSM: central shared mem.

LDM : local data mem.

DSM: distributed shared mem.


LPM : local program mem.

DTC: Data Transfer Controller

FVR: frequency / voltage control register



# Fujitsu FR-1000 Multicore Processor

FR-V Multi-core Processor





**Fast I/O Bus**

- Memory Bus: 64bit x 2ch / 266MHz
- System Bus: 64bit / 178MHz




# Panasonic UniPhier

Scalable media processing architecture




① UniPhier Processor for Mobile Phones

With DPP extension



② UniPhier Processor for Portable AV


Boosted speed and parallelism



③ UniPhier Processor for Car AV and Home Entertainment

# CELL Processor Overview


- **Power Processor Element (PPE)**
  - PowerCore processes OS and Control tasks
  - 2-way Multi-threaded
- **Synergistic Processor Element (SPE)**
  - 8 SPE offers high performance
  - Dual issue RISC Architecture
  - 128bit SIMD(16 - way)
  - 128 x 128bit General Registers
  - 256KB Local Store
  - DedicatedDMA engines



# 1987 OSCAR(Optimally Scheduled Advanced Multiprocessor)




# OSCAR(Optimally Scheduled Advanced Multiprocessor)



# OSCAR PE (Processor Element)


SYSTEM BUS



**DMA** : DMA CONTROLLER  
**LPM** : LOCAL PROGRAM MEMORY  
 (128KW \* 2BANK)  
**INSC** : INSTRUCTION  
 CONTROL UNIT  
**DSM** : DISTRIBUTED  
 SHARED MEMORY (2KW)  
**LSM** : LOCAL  
 STACK MEMORY (4KW)


**LDM** : LOCAL DATA MEMORY  
 (256KW)  
**DP** : DATA PATH  
**IPU** : INTEGER  
 PROCESSING UNIT  
**FPU** : FLOATING  
 PROCESSING UNIT  
**REG** : REGISTER FILE  
 (64 REGISTERS)

# 1987 OSCAR PE Board






# OSCAR Memory Space



# API and Parallelizing Compiler in METI/NEDO Advanced Multicore for Realtime Consumer Electronics Project


Details of API: See <http://www.kasahara.cs.waseda.ac.jp/>




# Image of Generated Multigrain Parallelized Code using the developed Multicore API

(The API is compatible with OpenMP)

Centralized scheduling code <sup>27</sup>




# Performance of OSCAR Compiler Using the Multicore API on Intel Quad-core Xeon



- **OSCAR Compiler gives us 2.09 times speedup on the average against Intel Compiler ver.10.1**

# Performance of OSCAR compiler on 16 cores SGI Altix 450 Montvale server





- **OSCAR compiler gave us 2.32 times speedup against Intel Fortran Itanium Compiler revision 10.1**


# Performance OSCAR Multigrain Parallelizing Compiler on a IBM p550q 8core Deskside Server

- 2.7 times speedup against loop parallelizing compiler on 8 cores

■ Loop parallelization  
■ Multigrain parallelization




# OSCAR Compiler Performance on 24 Processor IBM p690 Highend SMP Server






**4.82 times speedup against loop parallelization**

# Performance of Multigrain Parallel Processing for 102.swim on IBM pSeries690






# NEC/ARM MPCore Embedded 4 core SMP




**3.48 times speedup by OSCAR compiler against sequential processing**

# Performance of OSCAR Compiler Using the multicore API on Fujitsu FR1000 Multicore




**3.38 times speedup on the average for 4 cores against a single core execution**

# Processor Block Diagram



## Chip Overview




SH4A Multicore SoC Chip

Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	97.6mm <sup>2</sup> (9.88mm x 9.88mm)
Supply Voltage	1.0V (internal), 1.8/3.3V (I/O)
Power Consumption	0.6 mW/MHz/CPU @ 600MHz (90nm G)
Clock Frequency	600MHz
CPU Performance	4320 MIPS (Dhrystone 2.1)
FPU Performance	16.8 GFLOPS
I/D Cache	32KB 4way set-associative (each)
ILRAM/OLRAM	8KB/16KB (each CPU)
URAM	128KB (each CPU)
Package	FCBGA 554pin, 29mm x 29mm


ISSCC07 Paper No.5.3, Y. Yoshida, et al., "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption"

# Performance of OSCAR Compiler Using the Developed API on 4 core (SH4A) OSCAR Type Multicore




**3.31 times speedup on the average for 4cores against 1core**

# RP2 Chip Photo and Specifications



Process Technology	90nm, 8-layer, triple-Vth, CMOS
Chip Size	104.8mm <sup>2</sup> (10.61mm x 9.88mm)
CPU Core Size	6.6mm <sup>2</sup> (3.36mm x 1.96mm)
Supply Voltage	1.0V–1.4V (internal), 1.8/3.3V (I/O)
Power Domains	17 (8 CPUs, 8 URAMs, common)


# 8 Core RP2 Chip Block Diagram



**LCPG:** Local clock pulse generator  
**PCR:** Power Control Register  
**CCN/BAR:** Cache controller/Barrier Register  
**URAM:** User RAM

# Processing Performance on the Developed Multicore Using Automatic Parallelizing Compiler


Speedup against single core execution for audio AAC encoding





# Power Reduction by OSCAR Parallelizing Compiler for Secure Audio Encoding



AAC Encoding + AES Encryption with 8 CPU cores




# Power Reduction by OSCAR Parallelizing Compiler for MPEG2 Decoding

MPEG2 Decoding with 8 CPU cores

Without Power Control  
(Voltage : 1.4V)



With Power Control  
(Frequency, Resume Standby: Power shutdown & Voltage lowering 1.4V-1.0V)



Avg. Power  
5.73 [W]



73.5% Power Reduction




Avg. Power  
1.52 [W]

# Low Power High Performance Multicore Computer with Solar Panel

- Clean Energy Autonomous
- Servers operational in deserts





# OSCAR Heterogeneous Multicore




- OSCAR Type Memory Architecture
- LPM
  - Local Program Memory
- LDM
  - Local Data Memory
- DSM
  - Distributed Shared Memory
- CSM
  - Centralized Shared Memory
    - On Chip and/or Off Chip
- DTU
  - Data Transfer Unit
- Interconnection Network
  - Multiple Buses
  - Split Transaction Buses
  - CrossBar ...

# Static Scheduling of Coarse Grain Tasks for a Heterogeneous Multi-core




# An Image of Static Schedule for Heterogeneous Multi-core with Data Transfer Overlapping and Power Control




# Compiler Performance on a OSCAR Hetero-multi-core

- 25.2 times speedup using 4 SH general purpose cores and 4 DRP accelerators against a single SH



# Power Reduction by OSCAR Compiler(4SHs+4DRPs)

**0.78 W: 22% Power reduction by Compiler Control**





# Conclusions

- **Compiler cooperative low power, high effective performance, short software development period multi-core processors will be more important in wide range of information systems from embedded applications like games, mobile phones, digital TVs and automobiles to peta-scale supercomputers.**
- **Automatically generated parallel programs using the developed multicore API by OSCAR compiler give us the following performances:**
  - **3.31 times speedup on 4core (SH4A) OSCAR type multicore**
  - **3.38 times speedup on 4 core FR1000 against 1 core**
  - **88% power reduction by the compiler power control on the developed 8 core (SH4A) multicore for realtime secure AAC encoding**
  - **70% power reduction on the multicore for MPEG2 decoding**

# Hironori Kasahara

## <Personal History>

B.S. (1980,Waseda), M.S.(1982,Waseda), Ph.D.(1985,EE, Waseda). Res.Assoc. (1983,Waseda), Special Research Fellow JSPS (1985) ,Visiting Scholar (1985.**Univ.California at Berkeley**), . Assist. Prof. (1986.Waseda), Assoc. Prof.(1988,Waseda), Visiting Research Scholar(1989-1990. **Center for Supercomputing R&D, Univ.of Illinois at Urbana-Champaign**), Prof.(1997-,**Dept. CS, Waseda**). , IFAC World Congress Young Author Prize (1987), IPSJ Sakai Memorial Special Award (1997), STARC **Industry-Academia Cooperative Research Award** (2004)

## <Activities for Societies>

**IPSJ** : **Sig. Computer Architecture(Chair)**, Trans of IPSJ Editorial Board (HG Chair), Journal of IPSJ Editorial Board (HWG Chair), 2001 Journal of IPSJ Special Issue on Parallel Processing(Chair of Editorial Board: Guest Editor, JSPP2000 (Program Chair) etc.

**ACM** : International Conference on Supercomputing(**ICS**)(Program Committee)  
**Int'l conf. on Supercomputing (PC, esp. '96 ENIAC 50th Anniversary Co-Prog. Chair).**

**IEEE: Computer Society Japan Chapter Chair**, Tokyo Section Board Member, SC07 PC

**OTHER: PCs of many conferences on Supercomputing and Parallel Processing.**

## <Activities for Governments>

**METI** : IT Policy Proposal Forum(Architecture/HPC WG Chair),  
Super Advanced Electronic Basis Technology Investigation Committee

**NEDO:Millennium Project IT21 "Advanced Parallelizing Compiler"( Project Leader),  
Computer Strategy WG (Chair).Multicore for Realtime Consumer Electronics Project Leader** etc.

**MEXT:Earth Simulator project evaluation committee**, 10PFLOPS Supercomputer evaluat. comm.

**JAERI: Research accomplishment evaluation committee**, CCSE 1st class invited researcher.

**JST: Scientific Research Fund Sub Committee**, COINS Steering Committee ,  
Precursory Research for Embryonic Science and Technology (Research Area Adviser)

**Cabinet Office: CSTP Expert Panel on Basic Policy, Information & Communication Field  
Promotion Strategy , R&D Infrastructure WG, Software & Security WG**

<**Papers**> Papers 164(IEEE Trans. Computer, IPSJ Trans., ISSCC, Cool Chips, Supercomputing, ACM ICS) , Invited Talks 66, Tech. Reports 115, Symposium 25, News Papers/TV/Web News/Magazine 173, etc.


# Low Power High Performance Multicore and Parallelizing Compiler for Mobile phones, Games, Cars, Supercomputers (Prof. H. Kasahara)

**Millennium Project  
IT21(METI, NEDO)  
Advanced  
Parallelizing  
Compiler  
(2000.9~2003.3)  
Waseda, Fujitsu, Hitachi**




**METI/NEDO Multi-core Processors for Realtime  
Consumer Electronics (2005.7~2008.3)  
Waseda, Hitachi, Renesas, Fujitsu, Toshiba,  
Panasonic, NEC**

- Good Cost performance
- Short HW/SW development periods
- Low power consumption
- Scalable performance
- Embedded multicore API



**OSCAR Multigrain compiler attains 3.5 times speedup in average against a product compiler**



**Reviewed Papers 164, Invited Talks 66, Tech. Reports 115, Symposium 25, Annual Convention 154, News Papers/TV/Web News/Magazine Articles 173  
IEEE Trans. Computer, IPSJ Trans., ISSCC, Cool Chips, Supercomputing, ACM ICS**