

Parallelization and Power Reduction Compiler for Heterogeneous Multicores for Emerging Applications

Hironori Kasahara

**President Candidate in IEEE Computer Society Election
2016 (Aug. 1 – Sept. 26, 2016)**

Voting: <https://eballot4.votenet.com/IEEE/login.cfm>

Professor, Dept. of Computer Science & Engineering

Director, Advanced Multicore Processor Research Institute

Waseda University, Tokyo, Japan

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Emerging Applications

Industry-government-academia collaboration in R&D

Protect Lives

For smart life



Protect Environment

Waseda University :R&D
Many-core system technologies with ultra-low power consumption



Green supercomputers


OSCAR Multicore
Vector Acc. OSCAR Technology
OSCAR Many-core Cmp
Compiler, API

Disaster Survival Supercomputer (Earthquakes, tsunami, Fire-spreading)

Multicore Engine ECU, ADAS (Driver Assistance), Self Driving (Deep Learning), HV, EV, FCV

Consumer electronic Internet TV/DVD

Camcorders
Capsule inner cameras
Cameras



Solar Powered Smart phones



Operation/recharging by solar cells

Medical servers



Heavy particle radiation planning, cerebral infarction)

Cool desktop servers



National Institute of Radiological Sciences

Solar Powered, Non-fan, cool, quiet servers



Industry

Intelligent home appliances

Supercomputers and servers





Engine Control by Multicores

Parallel processing of the engine control on multicore has been very difficult because of

- the hard real time control using local memory
- Millions lines of codes with conditional branches, basic blocks, functions and no loop.




The developed method can be applied both for hand-written codes and model based designed codes.




1.95 times speedup on 2core V850 multicore processor

MTG of Crankshaft Program Using Inline Expansion and Duplicating If-statements



MTG of crankshaft program before restructuring

- Succeed to reduce CP
- 99% -> 60%




MTG of crankshaft program after restructuring

Successfully increased coarse grain parallelism


Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors

Intel Xeon X5670 2.93GHz 12 core SMP (Hitachi HA8000)




55 times speedup by 64 processors


IBM Power 7 64 core SMP (Hitachi SR16000)



Earthquake Simulation "GMS" on Fujitsu M9000 Sparc CC-NUMA Server



■ original (sun studio) ■ proposed method



With 128 cores, OSCAR compiler gave us 100 times speedup against 1 core execution and 211 times speedup against 1 core using Sun (Oracle) Studio compiler.

OSCAR Parallelizing Compiler

To improve **effective performance**, **cost-performance** and **software productivity** and **reduce power**

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping


Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.



OSCAR Heterogeneous Multicore




Hint for OSCAR Compiler to specify which part of the program can be executed on accelerators

```
#pragma oscar_hint accelerator_task (ACCa) cycle(1000, ((OSCAR_DMAC())))
    for (i = 0; i < 10; i++) {
        x[i]++;
    }


#pragma oscar_hint accelerator_task (ACCb) cycle(100) in(var1, x[2:11]) out(x[2:11])
    call_FFT(var1, x);
void call_FFT(int var, int *x) {
    #pragma oscar_comment XXXXXXXXXXXX
    FFT(var, x);
}
```

Accelerator compiler or programmer specifies which parts of the programs can be executed on which accelerator

Multicore Program Development Using OSCAR API V2.0




An Image of Static Schedule for Heterogeneous Multi-core with Data Transfer Overlapping and Power Control



33 Times Speedup Using OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)

111[fps]




Power Reduction in a real-time execution controlled by OSCAR Compiler and OSCAR API on RP-X (Optical Flow with a hand-tuned library)



Without Power Reduction

With Power Reduction by OSCAR Compiler
70% of power reduction


Average: 1.76[W]




Average: 0.54[W]



**1cycle : 33[ms]
→30[fps]**




OSCAR Vector Multicore and Compiler for Embedded to Servers with OSCAR Technology




Target:

- **Solar Powered with compiler power reduction.**
- **Fully automatic parallelization and vectorization including local memory management and data transfer.**

Fujitsu Vector Multiprocessor Supercomputer VPP700



Fujitsu VPP500/NWT: PE Unit



Summary

- OSCAR Automatic Parallelizing and Power Reducing Compiler has succeeded speedup and/or power reduction on homogeneous and heterogeneous multicores of emerging applications including “Automobile Engine Control”, “Earthquake Wave Propagation”, “Cancer Treatment Using Carbon Ion”, “Drinkable Inner Camera”, “Medical Image Processing”, Convolution for Deep Learning” and “Human Face Detection”
- In automatic parallelization, **33 times speedup** for “Optical Flow” on **RP-X heterogeneous multicore having 8 processor cores and 4 DRP (Dynamic Reconfigurable Processor) accelerator cores**, **110 times speedup** for “Earthquake Wave Propagation Simulation” on **128 cores of IBM Power 7** against 1 core, **55 times speedup** for “Carbon Ion Radiotherapy Cancer Treatment” on **64cores IBM Power7**, **1.95 times** for “Automobile Engine Control” on **Renesas 2 cores using SH4A or V850**, **55 times** for “JPEG-XR Encoding for Capsule Inner Cameras” on **Tilera 64 cores Tile64 manycore**.
 - The compiler will be available on market from OSCAR Technology.
- In automatic power reduction, **consumed powers for real-time multi-media applications** like Optical flow were reduced to **1/3 onRP-X heterogeneous multicore having 8 processor cores and 4 DRP (Dynamic Reconfigurable Processor) accelerator cores**, Human face detection, H.264, mpeg2 and optical flow were reduced to **1/2 or 1/3 using 3 cores of ARM Cortex A9 and Intel Haswell** and **1/4** using **Renesas SH4A 8 cores** against ordinary single core execution.
- A super low power multicore processor using vector accelerator cores is being designed for Automobiles, Medical Systems, IoT, Disaster Survival Servers, etc.