

Automatic Parallelization of MATLAB/Simulink on Multicore Processors

**-- Parallel processing of automobile engine control
C code generated by embedded coder --**

Hironori Kasahara

**Professor, Dept. of Computer Science & Engineering
Director, Advanced Multicore Processor Research Institute**

Waseda University, Tokyo, Japan

**IEEE Computer Society Board of Governors
IEEE Computer Society Multicore STC Chair**

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Waseda Univ. Green Computing Systems R&D Center

Green Computing Systems R&D Center

Waseda University

Supported by METI (Mar. 2011 Completion)

<R & D Target>

Hardware, Software, Application
for Super Low-Power Manycore
Processors


- More than 64 cores
- Natural air cooling (No fan)
Cool, Compact, Clear, Quiet
- Operational by Solar Panel

<Industry, Government, Academia>

Hitachi, Fujitsu, NEC, Renesas, Olympus,
Toyota, Denso, Mitsubishi, Toshiba, etc

<Ripple Effect>

- Low CO₂ (Carbon Dioxide) Emissions
- Creation Value Added Products
 - Consumer Electronics, Automobiles,
Servers



Hitachi SR16000:

Power7 128coreSMP

Fujitsu M9000

SPARC VII 256 core SMP




Beside Subway Waseda Station,
Near Waseda Univ. Main Campus

Industry-government-academia collaboration in R&D and target practical applications

Protect lives

For smart life

Protect environment



OSCAR Parallelizing Compiler

To improve **effective performance**, **cost-performance** and **software productivity** and **reduce power**

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping


Data transfer overlapping using Data Transfer Controllers (DMAs)

Power Reduction

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Multicore Program Development Using OSCAR API V2.0




Cancer Treatment Carbon Ion Radiotherapy

(Previous best was 2.5 times speedup on 16 processors with hand optimization)



8.9times speedup by 12 processors

Intel Xeon X5670 2.93GHz 12 core SMP (Hitachi HA8000)




55 times speedup by 64 processors


IBM Power 7 64 core SMP (Hitachi SR16000)

92 Times Speedup against the Sequential Processing for GMS Earthquake Wave Propagation Simulation on Hitachi SR16000 (Power7 Based 128 Core Linux SMP)

GMS: Ground Motion Simulator from National Research Institute for Earth Science and Disaster Prevention (NIED)



Speedup against sequential processing



Green Computing Research Center Project

スーパーテクニカルサーバ「SR16000モデルVM1」

Kasahara & Kimura Laboratory

CPU: POWER7 (4.0GHz) × 128Core
Memory: 1024GB
Peak Performance: 4.1TFLOPS
Electricity Consumption: 256.8MFLOPS/W
OS: Red Hat Enterprise Linux 6

【用途】

- 並列化コンパイラ開発
- 低消費電力メニーコア開発
- 屋上太陽光発電を用いたグリーンコンピューティング
- 災害シミュレーション


【Purpose】

- Parallelizing compiler development
- Development of low power manycore processors
- Green Computing by rooftop solar power
- Disaster Simulation


HITACHI WASEDA Univ.

Power Reduction of MPEG2 Decoding to 1/4 on 8 Core Homogeneous Multicore RP-2 by OSCAR Parallelizing Compiler


MPEG2 Decoding with 8 CPU cores



Without Power Control
(Voltage : 1.4V)



With Power Control
(Frequency, Resume Standby:
Power shutdown & Voltage lowering 1.4V-1.0V)



Avg. Power
5.73 [W]

73.5% Power Reduction




Avg. Power
1.52 [W]

Automatic Power Reduction for MPEG2 Decode on Android Multicore

ODROID X2 ARM Cortex-A9 4 cores




http://www.youtube.com/channel/UCS43INYEIkC8i_KIgfZYQBQ




- On 3 cores, Automatic Power Reduction control successfully reduced power to 1/7 against without Power Reduction control.
- 3 cores with the compiler power reduction control reduced power to 1/3 against ordinary 1 core execution.

OSCAR Compile Flow for Simulink Applications



Simulink model

Generate C code
using Embedded Coder



```

/* Model step function */
void VesselExtraction_step(void)
{
    int32_T i;
    real_T u0;

    /* DataTypeConversion: '<S1>/Data Type Conversion' incorporates:
     * Inport: '<Root>/In1'
     */
    for (i = 0; i < 16384; i++) {
        VesselExtraction_B.DataTypeConversion[i] = VesselExtraction_U.In1[i];
    }

    /* End of DataTypeConversion: '<S1>/Data Type Conversion' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter' */


    /* Constant: '<S1>/h1' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h1_Value, &VesselExtraction_B.Dfilter,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter);

    /* End of Outputs for SubSystem: '<S1>/2Dfilter1' */

    /* Outputs for Atomic SubSystem: '<S1>/2Dfilter1' */



    /* Constant: '<S1>/h2' */
    VesselExtraction_Dfilter(VesselExtraction_B.DataTypeConversion,
        VesselExtraction_P.h2_Value, &VesselExtraction_B.Dfilter1,
        (P_Dfilter_VesselExtraction_T *)&VesselExtraction_P.Dfilter1);
}
    
```

C code



(1) Generate MTG
→ Parallelism

(2) Generate gantt chart
→ Scheduling in a multicore



```

void VesselExtraction_step ( )
{
    int thr1 ;
    int thr2 ;
    int thr3 ;

    oscar_thread_create ( & thr1 ,
        thread_function_001 , (void*)1 );
    oscar_thread_create ( & thr2 ,
        thread_function_002 , (void*)2 );
    oscar_thread_create ( & thr3 ,
        thread_function_003 , (void*)3 );

    VesselExtraction_step_PEO ( ) ;


    oscar_thread_join ( thr1 );
    oscar_thread_join ( thr2 );
    oscar_thread_join ( thr3 );
}
    
```

(3) Generate parallelized C code
using the OSCAR API
→ Multiplatform execution
(Intel, ARM and SH etc)





Engine Control by multicore with Denso


Though so far parallel processing of the engine control on multicore has been very difficult, Denso and Waseda succeeded 1.95 times speedup on 2core V850 multicore processor.




Hard real-time
automobile engine
control by multicore




Parallel Processing of Automotive Engine Control Applications on Two Cores using the OSCAR compiler



Basic Engine Control




Fuel Injection Control



Speedups of MATLAB/Simulink Image Processing on Various 4core Multicores

(Intel Xeon, ARM Cortex A15 and Renesas SH4A)



Road Tracking, Image Compression : <http://www.mathworks.co.jp/jp/help/vision/examples>


Buoy Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/44706-buoy-detection-using-simulink>

Color Edge Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/28114-fast-edges-of-a-color-image--actual-color--not-converting-to-grayscale-/>

Vessel Detection : <http://www.mathworks.co.jp/matlabcentral/fileexchange/24990-retinal-blood-vessel-extraction/>

Parallel Processing on Simulink Model

- The parallelized C code can be embedded to Simulink using C mex API for HILS and SILS implementation.



Conclusions

- This talk introduced **an automatic parallelization method** using **OSCAR Compiler** for **automobile engine control and image processing** designed by using **MATLAB/Simulink**.
- The **OSCAR parallelizing compiler** allows us to **parallelize C codes** generated by the **Embedded Coder** for various multicores including **ARM, Intel, AMD, Qualcomm, Freescale, IBM, Fujitsu, Renesas** and so on.
- Performance evaluation showed
 - **1.91 and 1.79 times of speedups on 2 cores** using **Renesas SH4A and V850** respectively against on **1 core** for **Automobile Fuel Injection** program,
 - **3.56, 3.12 and 3.45 times of speedups on 4 cores** **Intel Xeon, ARM Cortex A15 and Renesas SH4A** respectively against on **1 core** for **Vessel Detection** program.