

COMPSAC 2106 Plenary Panel
Rebooting Computing:
Future of Architecture and Software

Multicore Software and Architecture

Hironori Kasahara

Professor, Dept. of Computer Science & Engineering
Director, Advanced Multicore Processor Research Institute


Waseda University, Tokyo, Japan

IEEE Computer Society Multicore STC Chair

URL: <http://www.kasahara.cs.waseda.ac.jp/>

Performance and Low Power are Key Issues

Power consumption is one of the biggest problems for performance scaling from smartphones to cloud servers and supercomputers (“K” more than 10MW) .



IEEE ISSCC08: Paper No. 4.5,
M.ITO, ... and H. Kasahara,
“An 8640 MIPS SoC with
Independent Power-off Control of 8
CPUs and 8 RAMs by an Automatic
Parallelizing Compiler”

$$\text{Power} \propto \text{Frequency} * \text{Voltage}^2$$

(Voltage $\propto$ Frequency)

➔ Power $\propto$ Frequency³

If Frequency is reduced to 1/4
(Ex. 4GHz $\rightarrow$ 1GHz),
Power is reduced to 1/64 and
Performance falls down to 1/4 .

<Multicores>

If 8cores are integrated on a chip,
Power is still 1/8 and
Performance becomes 2 times .


Parallel Soft is difficult



Earthquake Simulation
"GMS" on Fujitsu M9000
Sparc CC-NUMA Server



■ original (sun studio) ■ proposed method



With 128 cores, **OSCAR compiler** gave us **100 times speedup** against 1 core execution and **211 times speedup** against 1 core using Sun (Oracle) Studio compiler.

OSCAR Parallelizing Compiler

To improve **effective performance**, **cost-performance** and **software productivity** and **reduce power**

Multigrain Parallelization

coarse-grain parallelism among loops and subroutines, near fine grain parallelism among statements in addition to loop parallelism

Data Localization


Automatic data management for distributed shared memory, cache and local memory

Data Transfer Overlapping

Data transfer overlapping using Data Transfer Controllers (DMAs)


Power Reduction

Reduction of consumed power by compiler control DVFS and Power gating with hardware supports.




Power can be reduced by software control:

MPEG2 Decoding to 1/4 on 8 Core Multicore by OSCAR Parallelizing Compiler




Without Power
Control
(Voltage : 1.4V)



Avg. Power
5.73 [W]

With Power Control
(Frequency,
Resume Standby:
Power shutdown &
Voltage lowering 1.4V-1.0V)





Avg. Power
1.52 [W]

73.5% Power Reduction




Power of Multicores with DVFS can be Reduced by Software: Intel Haswell



1 core Power (29.3W) was reduced to 1/3 (9.6W) with 3 cores by OSCAR compiler.

Architecture Design to Support for Parallelization and Power Reduction by Compiler

Vector Multicore for Embedded to Servers



Target:

- Solar Powered with compiler power reduction.
- Fully automatic parallelization and vectorization including local memory management and data transfer.

1992 Fujitsu VPP500/NWT: PE Unit

